



## **OPERATING AND SERVICE MANUAL**

# **MODEL 3575A GAIN-PHASE METER**

Serial Number: 1450A01646

### **IMPORTANT NOTICE**

This loose-leaf manual does not require a change sheet. All change information has been integrated into the manual by means of revised pages. Each revised page is identified by a revision letter located at the bottom of the page. A reference, located directly below the revision letter, indicates which of the backdating changes in Appendix C apply to that page. If the serial number of your instrument is lower than the one on this title page, the manual contains revisions that may not apply to your instrument. Refer to Appendix C for complete backdating information.

-hp- Part No. 03575-90002  
(Complete Manual including Binder)

Microfiche No. 03575-90053

Copyright Hewlett-Packard Company 1972  
P. O. Box 301, Loveland, Colorado 80537 U. S. A.

**MA**

Printed: June 1976



## CERTIFICATION

*Hewlett-Packard Company certifies that this instrument met its published specifications at the time of shipment from the factory. Hewlett-Packard Company further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.*

## WARRANTY AND ASSISTANCE

This Hewlett-Packard product is warranted against defects in materials and workmanship for a period of one year from the date of shipment, except that in the case of certain components, if any, listed in Section I of this operating manual, the warranty shall be for the specified period. Hewlett-Packard will, at its option, repair or replace products which prove to be defective during the warranty period provided they are returned to Hewlett-Packard, and provided the proper preventive maintenance procedures as listed in this manual are followed. Repairs necessitated by misuse of the product are not covered by this warranty. **NO OTHER WARRANTIES ARE EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. HEWLETT-PACKARD IS NOT LIABLE FOR CONSEQUENTIAL DAMAGES.**

If this product is sold as part of a Hewlett-Packard integrated instrument system, the above warranty shall not be applicable, and this product shall be covered only by the system warranty.

Service contracts or customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

**TABLE OF CONTENTS**

Section	Page	Section	Page
<b>I GENERAL INFORMATION</b> . . . . .	1-1	<b>IV THEORY OF OPERATION</b> . . . . .	4-1
1-1. Description . . . . .	1-1	4-1. Introduction . . . . .	4-1
1-10. Specifications . . . . .	1-1	4-5. Simplified Block Diagram Description . . . . .	4-1
1-13. Options . . . . .	1-1	4-8. Functional Description . . . . .	4-2
1-16. Accessories Supplied . . . . .	1-4	4-9. Input Channels . . . . .	4-2
1-18. Accessories Available . . . . .	1-4	4-21. Phase Detector (A5 Schematic No. 2) . . . . .	4-3
1-20. Instrument and Manual Identification . . . . .	1-4	4-30. "Q" Phase Detector (Schematic No.'s 2, 3 and 4) . . . . .	4-5
<b>Section</b>	<b>Page</b>	4-37. Phase Control Logic (A11 Schematic No. 3) . . . . .	4-6
<b>II INSTALLATION AND INTERFACING</b> . . . . .	2-1	4-48. Effects of Harmonic Distortion on Phase . . . . .	4-8
2-1. Introduction . . . . .	2-1	4-53. Error Correction Scheme . . . . .	4-8
2-3. Initial Inspection . . . . .	2-1	4-57. Function Switching Circuits (A8 Schematic No. 5) . . . . .	4-10
2-5. Power Requirements . . . . .	2-1	4-66. Output Filter (A9/A10 Schematic No. 6) . . . . .	4-11
2-7. Power Cords . . . . .	2-1	4-69. Digital Panel Meter . . . . .	4-11
2-9. Grounding Requirements . . . . .	2-1	4-96. Interface Assembly (A16B Schematic No. 9) . . . . .	4-16
2-11. Environmental Requirements . . . . .	2-1	<b>Section</b>	<b>Page</b>
2-13. Installation . . . . .	2-1	<b>V MAINTENANCE</b> . . . . .	5-1
2-14. Bench Mounting . . . . .	2-1	5-1. Introduction . . . . .	5-1
2-16. Rack Mounting . . . . .	2-1	5-3. Recommended Test Equipment . . . . .	5-1
2-18. Repackaging for Shipment . . . . .	2-1	5-5. Performance Checks . . . . .	5-2
2-22. Interfacing (Option 002, 003) . . . . .	2-2	5-7. Test Card . . . . .	5-2
2-25. Computer Interfacing . . . . .	2-2	5-9. Panel Meter Accuracy Check . . . . .	5-2
2-27. Printer Interfacing . . . . .	2-2	5-11. Amplitude and Phase Accuracy Checks . . . . .	5-3
<b>Section</b>	<b>Page</b>	5-13. High Level Accuracy Checks . . . . .	5-6
<b>III OPERATING INSTRUCTIONS</b> . . . . .	3-1	5-15. Shunt Capacitance Check . . . . .	5-6
3-1. Introduction . . . . .	3-1	5-17. Supplemental Phase Accuracy Check . . . . .	5-7
3-3. Controls and Indicators . . . . .	3-1	5-19. Adjustment Procedures . . . . .	5-9
3-5. General Operating Information . . . . .	3-1	5-21. Test Equipment . . . . .	5-9
3-6. Input Connections . . . . .	3-1	5-23. Test Point and Adjustment Location . . . . .	5-9
3-8. Grounding and Termination . . . . .	3-1	5-25. + 12 V Reference Adjustment . . . . .	5-9
3-19. Input Constraints . . . . .	3-5	5-27. Power Supply Voltage Checks . . . . .	5-9
3-24. Voltage Ranges . . . . .	3-5	5-29. Output Filter Zero Adjustments . . . . .	5-9
3-27. Frequency Ranges . . . . .	3-5	5-31. Panel Meter Zero Adjustment (Standard & Options). . . . .	5-10
3-30. Meter Indication . . . . .	3-5	5-33. Phase Detector Zero Adjustment . . . . .	5-10
3-37. Analog Outputs . . . . .	3-6	5-35. Current Source and Current Sink Adjustments . . . . .	5-10
3-41. Basic Operating Procedure . . . . .	3-6	5-37. Panel Meter/Analog Output Adjustments. . . . .	5-11
3-42. Instrument Turn On . . . . .	3-6	5-39. Amplitude Offset Adjustment . . . . .	5-11
3-43. Amplitude Measurements . . . . .	3-7	5-41. Log Amplifier Adjustments. . . . .	5-11
3-48. Phase Measurements . . . . .	3-8		
3-59. Using 10:1 Divider Probes . . . . .	3-10		
3-64. Options . . . . .	3-11		
3-65. Option 001 . . . . .	3-11		
3-71. Option 002, 003 . . . . .	3-11		
3-87. Using a Printer . . . . .	3-14		
3-89. Triggering . . . . .	3-14		
3-91. Printout . . . . .	3-14		

## TABLE OF CONTENTS (Cont'd)

Section	Page	Section	Page
V	5-43.	Input Attenuator Adjustments . . . . .	5-12
	5-45.	High Frequency Phase Adjustments . . . . .	5-12
	5-47.	High Frequency Log Amplifier Adjustment . . . . .	5-13
	5-49.	Factory Selected Components . . . . .	5-14
	5-51.	General Servicing Information . . . . .	5-15
	5-53.	Cautions . . . . .	5-15
	5-55.	Assembly Removal . . . . .	5-15
	5-65.	Component Replacement . . . . .	5-16
	5-67.	Servicing Etched Circuit Boards . . . . .	5-16
	5-70.	Cleaning the Display Window . . . . .	5-16
	5-72.	Troubleshooting . . . . .	5-18
	5-74.	Guidelines . . . . .	5-18
	5-76.	Symptoms . . . . .	5-18
	5-78.	Troubleshooting Trees . . . . .	5-18
	5-82.	Measurement Conditions . . . . .	5-18
	5-84.	Control Settings . . . . .	5-18
	5-86.	Power Supply Troubleshooting . . . . .	5-18
		VI REPLACEABLE PARTS . . . . .	6-1
		6-1. Introduction . . . . .	6-1
		6-4. Ordering Information . . . . .	6-1
		6-6. Non-Listed Parts . . . . .	6-1
		6-8. Proprietary Parts . . . . .	6-1
		Section	Page
		VII CIRCUIT DIAGRAMS . . . . .	7-1
		7-1. Introduction . . . . .	7-1
		7-3. Functional Block Diagram . . . . .	7-1
		7-5. Schematic Diagrams . . . . .	7-1
		7-7. Measurement Conditions . . . . .	7-1
		7-9. Notes . . . . .	7-1
		APPENDICES	
		A. CODE LIST OF MANUFACTURERS	
		B. SALES AND SERVICE OFFICES	
		C. BACKDATING	

## LIST OF ILLUSTRATIONS


Figure	Page	Figure	Page
1-1.	Model 3575A Gain-Phase Meter . . . . .	1-0	
2-1.	Power Cords . . . . .	2-1	
3-1.	Front Panel Description . . . . .	3-2	
3-2.	Rear Panel Description . . . . .	3-3	
3-3.	Power-Line Ground Loop . . . . .	3-3	
3-4.	Source-Induced Ground Loop . . . . .	3-4	
3-5.	Power Input Module A, B and C . . . . .	3-7	
3-6.	dBV to Volts Conversion . . . . .	3-8	
3-7.	Worst Case Error Produced by Odd Harmonics . . . . .	3-9	
3-8.	Simple RC Network . . . . .	3-9	
3-9.	Remote Pin Connections . . . . .	3-12	
3-10.	Flag Timing Delayed Mode . . . . .	3-14	
3-11.	Flag Timing Non-Delayed Mode . . . . .	3-14	
4-1.	Simplified Block Diagram . . . . .	4-1	
4-2.	Phase Difference + 60 Degrees . . . . .	4-4	
4-3.	Phase Detector Output . . . . .	4-4	
4-4.	Phase Control Filter Output . . . . .	4-5	
4-5.	Basic Filter Configuration . . . . .	4-5	
4-6.	Phase Control Logic Functional Block Diagram . . . . .	4-6	
4-7.	Logic Gates . . . . .	4-7	
4-8.	A and B In Phase - No Distortion . . . . .	4-8	
4-9.	Even Harmonics Cancelled . . . . .	4-9	
4-10.	A and B Clean - No Error . . . . .	4-9	
4-11.	Large Error Produced by Noise . . . . .	4-9	
4-12.	Panel Meter Block Diagram . . . . .	4-11	
4-13.	Analog and Digital Timing . . . . .	4-13	
4-14.	Timing Circuits and Functional Block Diagram . . . . .	4-16	
5-1.	Power Splitter . . . . .	5-2	
5-2.	Amplitude and Phase Accuracy Checks . . . . .	5-3	
5-3.	Shunt Capacitance Check . . . . .	5-7	
5-4.	R/C Phase Shift Network . . . . .	5-8	
5-5.	Removing the Front Panel, Panel Meters and A12 . . . . .	5-17	
5-6.	Location of Main Assemblies and Adjustments . . . . .	5-21/5-22	
5-7.	Location of Panel Meter Adjustments . . . . .	5-21/5-22	
5-8.	Amplitude Troubleshooting Tree . . . . .	5-23/5-24	
5-9.	Digital Panel Meter Troubleshooting Tree . . . . .	5-25/5-26	
5-10.	Phase Troubleshooting Tree . . . . .	5-27/5-28	
5-11.	Phase Logic Troubleshooting Tree . . . . .	5-29/5-30	
6-1.	Mechanical Parts (Main Frame) . . . . .	6-17	
6-2.	Mechanical Parts (Panel Meter) . . . . .	6-19	
7-1.	Functional Block Diagram . . . . .	7-5/7-6	
7-2.	Preamplifier (A1/A2) and Log Converter (A3/A4) Schematics and Component Location Diagrams . . . . .	7-7/7-8	
7-3.	Phase Detector (A5) Schematic and Component Location Diagram . . . . .	7-9/7-10	
7-4.	Current Source (A6) and Phase Control Logic (A11) Schematics and Component Location Diagrams . . . . .	7-11/7-12	
7-5.	Phase Control Filter (A7) Schematic and Component Location Diagram . . . . .	7-13/7-14	

**LIST OF ILLUSTRATIONS (Cont'd)**

Figure	Page	Figure	Page
7-6. Function Switching (A8) and Front Panel Switching (A13) Schematics and Component Location Diagrams . . . . .	7-15/7-16	7-9. Power Supply (A14) and Power Supply Mother Board (A15) Schematics and Component Location Diagrams . . . . .	7-21/7-22
7-7. Output Filter (A9, A10) Schematic and Component Location Diagram . . . . .	7-17/7-18	7-10. Interface Board (A16B) Schematic and Component Location Diagram . . . . .	7-23/7-24
7-8. Panel Meter (A20, A21, A22) Schematics and Component Location Diagrams . . . . .	7-19/7-20	7-11. Panel Meter Connector (A12A, A12B) Schematics and Component Location Diagrams . . . . .	7-25/7-26

**LIST OF TABLES**


Table	Page	Table	Page
1-1. Specifications . . . . .	1-0	4-5. Panel Meter Switching Logic . . . . .	4-12
1-2. General Information . . . . .	1-2	4-6. Variable Time Delays . . . . .	4-18
1-3. Accessories Supplied . . . . .	1-4	5-1. Recommended Test Equipment . . . . .	5-1
1-4. Accessories Available . . . . .	1-4	5-2. Amplitude and Phase Accuracy Checks . . . . .	5-5
3-1. Typical Settling Time . . . . .	3-5	5-3. High Level Accuracy Checks . . . . .	5-6
3-2. Effects of Noise Minimized . . . . .	3-9	5-4. Power Supply Checks . . . . .	5-9
3-3. Reactance of 10 pF Probe . . . . .	3-10	5-5. Factory Selected Components . . . . .	5-14
3-4. Printer Column 4 Coding . . . . .	3-15	5-6. Power Supply Ratings . . . . .	5-19
3-5. Printer Column 10 Coding . . . . .	3-15	6-1. Replaceable Parts . . . . .	6-2
4-1. Filter Control Logic . . . . .	4-6	7-1. Assembly Cross Reference . . . . .	7-1
4-2. Threshold Detector Output . . . . .	4-7	7-2. Mother Board Pin Connections . . . . .	7-3/7-4
4-3. Error Correction Equations . . . . .	4-9	7-3. Truth Table for Remote . . . . .	7-23/7-24
4-4. Amplitude Function Switching . . . . .	4-10		



3575-A-2843

Figure 1-1. Model 3575A Gain-Phase Meter.

Table 1-1. Specifications.



## SECTION I

### GENERAL INFORMATION

#### 1-1. DESCRIPTION.

1-2. The Hewlett-Packard Model 3575A Gain-Phase Meter is a versatile, wide-range ac voltage analyzer which affords direct, convenient measurement of amplitude and phase parameters. The major features of the instrument include broadband frequency response, wide dynamic range, digital readout plus a unique detection scheme which ensures accurate phase measurements in the presence of noise and distortion. These standard features, along with a variety of options including dual panel meters, BCD output and remote control, make the 3575A a truly flexible instrument that is well suited for bench or systems applications.

1-3. The broadband frequency response of the Model 3575A extends from 1 Hz to 13 MHz in four overlapping frequency ranges. For maximum operating convenience, each range is designed to cover a wide band of frequencies while range selectability allows the user to optimize measurement accuracy and settling time over the entire frequency spectrum.

1-4. The 3575A is equipped with two independent input channels. Each channel provides an 80 dB dynamic range which allows "hands off" operation with a wide range of input levels. In addition, each channel is equipped with a 20 dB input attenuator which provides an extended operating capability of 100 dB in two voltage ranges. Input sensitivity is from 0.2 mV rms to 2 V rms on the lower range and 2 mV rms to 20 V rms on the higher range. The 1 Megohm  $<$  30 pF input impedance of each channel permits the use of 10:1 divider probes which further extend the maximum input level to 200 V rms and the overall operating range to 120 dB.

1-5. The 3575A contains a built-in dc digital voltmeter which provides a direct indication of amplitude or phase on a 3 1/2 digit (LED) display. Lighted annunciators on the panel meter indicate dB V, dB or degrees depending on the parameter being measured. The panel meter display is determined by the front panel Display switch which permits selection of Amplitude or Phase presentation. For recording purposes, an Analog Output (BNC) connector is provided on the rear panel of the instrument. The Analog Output supplies a dc voltage proportional to the panel meter reading.

1-6. When Amplitude Display is selected, the panel meter presentation is controlled by the front panel Amplitude Function switch which permits selection of three different functions. These functions are Log A, Log B and Log B/A. When Log A or Log B is selected, the panel meter indicates the logarithmic amplitude of the respective input signal in

dBV (1 V rms = 0 dBV). Input levels from 0.2 mV rms (-74 dBV) to 20 V rms (+26 dBV) can be measured with 0.1 dBV resolution in two voltage ranges. When Log B/A is selected, the panel meter indicates the relative amplitude of the two input signals in dB. The display range for relative measurements is from -100 dB to +100 dB with 0.1 dB resolution. Since the two input channels each contain ac/dc converters and are totally independent, relative measurements can be made between two signals that differ in frequency.

1-7. The 3575A amplitude functions are particularly useful for measuring gain, attenuation and other characteristics where amplitude comparison is required. The Log B/A function eliminates the need for separate input and output measurements and time consuming difference calculations.

1-8. When Phase Display is selected, the 3575A measures the phase difference between two input signals. The phase measurement range is from -180 degrees to +180 degrees with 12 degrees overrange and 0.1 degree display resolution. Due to the wide dynamic range of the instrument, phase difference can be measured between two signals that differ in amplitude by as much as 100 dB.

1-9. An accurate phase meter is of little value unless the accuracy can be maintained in the presence of noise and distortion. Unlike conventional phase meters, the 3575A uses two phase detectors rather than a single phase detector. This, in conjunction with a highly effective error correction scheme, greatly reduces the effects of noise and distortion on phase readings.

#### 1-10. SPECIFICATIONS.

1-11. Table 1-1 is a complete list of the Model 3575A critical specifications that are controlled by tolerances. Table 1-2 contains general information that describes the operating characteristics of the Model 3575A.

1-12. Any changes in specifications due to manufacturing, design, or traceability to the U.S. National Bureau of Standards are included in Table 1-1 in this manual. Specifications listed in this manual supersede all previous specifications for the Model 3575A.

#### 1-13. OPTIONS.

1-14. There are presently three instrument and two accessory options available for the Model 3575A. These options are as follows:

Option	Factory Installed*
Dual Panel Meters	Option 001
Dual Panel Meters, BCD Outputs and Remote Control	Option 002
Kit, Rack Mount Additional Manual	Option 002, 003**
	Option 908
	Option 910

\* Field installable option kits are available.

\*\* Options 002 and 003 are identical except for assertion states of BCD outputs (see Table 1-2).

Table 1-2. General Information.

<p><b>INPUTS</b></p> <p><b>Front Panel Inputs:</b> Female BNC connectors</p> <p>Input Impedance: 1 Megohm (nominal) shunted by &lt; 30 pF</p> <p><b>Rear Panel Inputs:</b> Holes are provided on the rear panel for installing BNC input connectors in place of the front panel input connectors. When rear-panel inputs are used, the shunt capacitance increases to approximately 40 pF (not compatible with 10:1 divider probes).</p> <p><b>ANALOG OUTPUTS</b></p> <p><b>Connectors:</b> Female BNC connectors, labeled ANALOG OUTPUT 1 and ANALOG OUTPUT 2 are located on the rear panel of the instrument. Analog Output 2 is used only in instruments equipped with dual panel meters (Options 001 and 002).</p> <p><b>Resistance:</b> 1 Kiloohm (nominal)</p> <p><b>Output Voltage:</b></p> <p>Amplitude Measurements: 10 mVdc per dB/dBV with &gt; 2 Megohm load resistance. Phase Measurements: 10 mVdc per degree with &gt; 2 Megohm load resistance.</p> <p><b>RESPONSE TIME</b></p> <p><b>Typical Settling Time:</b> (following a change in input parameters):</p> <table border="1"> <thead> <tr> <th>Frequency Range</th> <th>100 % * Settled</th> <th>95 % * Settled</th> <th>90 % * Settled</th> </tr> </thead> <tbody> <tr> <td>1 Hz - 1 kHz</td> <td>30 sec.</td> <td>20 sec.</td> <td>17 sec.</td> </tr> <tr> <td>10 Hz - 100 kHz</td> <td>3 sec.</td> <td>2 sec.</td> <td>1.7 sec.</td> </tr> <tr> <td>100 Hz - 1 MHz</td> <td>0.3 sec.</td> <td>0.2 sec.</td> <td>0.17 sec.</td> </tr> <tr> <td>1 kHz - 13 MHz</td> <td>30 ms.</td> <td>20 ms.</td> <td>17 ms.</td> </tr> </tbody> </table> <p>* Percent of final reading</p> <p><b>RANGES</b></p> <p><b>Frequency Range:</b> 1 Hz to 13 MHz in four ranges:</p> <p>1 Hz to 1 kHz 10 Hz to 100 kHz 100 Hz to 1 MHz 1 kHz to 13 MHz</p> <p><b>Dynamic Range:</b> 80 dB</p> <p><b>Operating Range (Each Channel):</b> 100 dB in two ranges:</p> <p>0.2 mV rms to 2 V rms (-74 dBV to +6 dBV) 2 mV rms to 20 V rms (-54 dBV to +26 dBV)</p>	Frequency Range	100 % * Settled	95 % * Settled	90 % * Settled	1 Hz - 1 kHz	30 sec.	20 sec.	17 sec.	10 Hz - 100 kHz	3 sec.	2 sec.	1.7 sec.	100 Hz - 1 MHz	0.3 sec.	0.2 sec.	0.17 sec.	1 kHz - 13 MHz	30 ms.	20 ms.	17 ms.	<p><b>DISPLAY MODES</b></p> <p>Amplitude or Phase (front panel DISPLAY switch)</p> <p><b>AMPLITUDE MEASUREMENTS</b></p> <p><b>Amplitude Functions:</b> A dBV, B dBV, or B/A (front panel AMPLITUDE FUNCTION switch)</p> <p><b>Display Range (A dBV, B dBV):</b> -74.0 dBV to +26.0 dBV (in two Voltage Ranges)</p> <p><b>Display Range (B/A):</b> -100.0 dB to +100.0 dB*</p> <p>* Both input signals must be within the range of 0.2 mV rms to 20 V rms.</p> <p><b>Display Resolution:</b> 0.1 dBV, 0.1 dB</p> <p><b>Amplitude Reference (A dBV, B dBV):</b> 1 V rms = 0 dBV</p> <p><b>Reference Channel (B/A):</b> Channel A*</p> <p>* A negative reading means that the signal applied to Channel B is lower in amplitude than the signal applied to channel A; a positive reading means that the signal applied to Channel B is greater in amplitude than the signal applied to Channel A.</p> <p><b>PHASE MEASUREMENTS</b></p> <p><b>Phase Measurement Range:</b> -180 degrees to +180 degrees with 12 degrees overrange</p> <p><b>Display Resolution:</b> 0.1 degree</p> <p><b>Phase Reference:</b> A or -A (front PHASE REFERENCE switch)*</p> <p>*1) Channel A is the reference channel. A negative reading means that B lags A; a positive reading means that B leads A.</p> <p>*2) With the Phase Reference set to -A, Channel A is inverted and the phase reading is offset by 180 degrees.</p> <p><b>Error Introduced by Noise:</b> &lt; 2 degrees (nominal) for a 1 V rms 10 kHz sine wave and 1 MHz gaussian noise on one channel with 30 dB signal to noise ratio using the 100 Hz to 1 MHz Frequency Range.</p> <p><b>Error Introduced by Distortion:</b></p> <p>Even Harmonics: Cancelled - No Error Odd, In-Phase Harmonics: No Error Odd, Out-of-Phase Harmonics: &lt; 0.6 degrees (nominal) when total odd harmonic distortion is more than 40 dB below the fundamental.</p>
Frequency Range	100 % * Settled	95 % * Settled	90 % * Settled																		
1 Hz - 1 kHz	30 sec.	20 sec.	17 sec.																		
10 Hz - 100 kHz	3 sec.	2 sec.	1.7 sec.																		
100 Hz - 1 MHz	0.3 sec.	0.2 sec.	0.17 sec.																		
1 kHz - 13 MHz	30 ms.	20 ms.	17 ms.																		



Table 1-2. General Information (Cont'd).

**DIGITAL READOUT**

**Display:** 3 1/2 digits with fixed decimal indicator, polarity sign and annunciators.

**Reading Rate (Internal Sampling):** 4 readings per second

**GENERAL**

**Operating Temperature Range:** 0° C to + 55° C, unless otherwise specified


**Storage Temperature:** - 40° C to + 75° C

**Power Requirements:** 115 V or 230 V ± 10 %, 48 Hz to 440 Hz, 50 VA, maximum.

**Weight:**

Net Weight: 18.14 lbs.  
Shipping Weight: 25 lbs.

**Dimensions:**



**OPTIONS**

**Dual Panel Meters (Option 001):** The 3575A Option 001 is equipped with dual panel meters and dual analog outputs for simultaneous amplitude and phase presentations.

**Left-Hand Panel Meter:** Indicates A dBV, B dBV or B/A as determined by the Amplitude Function switch setting.

**Right-Hand Panel Meter:** Indicates B dBV or phase as determined by the Amplitude B/Phase switch setting.

**Dual Analog Outputs:** Rear panel BNC connectors provide dc output voltages that correspond with the respective panel meter readings (also see Analog Output heading).

**Dual Panel Meters, BCD Output and Remote Control (Options 002, 003):** The 3575A Options 002, and 003 are equipped with dual panel meters and dual analog outputs (same as Option 001) plus dual BCD outputs and a complete remote control capability.

**Remote Logic:** The 3575A Option 002 uses Low True TTL logic for BCD outputs and remote control lines. The 3575A Option 003 uses High True TTL logic for BCD Outputs and Low True TTL logic for remote control lines.

State	BCD Outputs *	Remote Control Lines
"0"	+ 2.4 V to + 5 V	Open or + 2.4 V to + 5 V
"1"	0 V to + 0.4 V	Gnd. or - 0.5 V to + 0.4 V

\* In 3575A Option 003, BCD Outputs are High True.

**BCD Outputs:** Provide parallel binary-coded data that corresponds with the respective panel meter reading. Fourteen lines for each panel meter include three 8-4-2-1 BCD-coded digits, a single line overrange ("1") digit and a single line polarity indicator.

**Overload Outputs:** Three output lines, A<sub>OL</sub>, B<sub>OL</sub> and "overload", indicate overload on A, overload on B and overload on A OR B.

**Remote Control Lines:** Eight input lines accept parallel binary instructions for remote control of all front panel functions, ranges and settings (except LINE ON/OFF). Internal storage is not provided.

**Control Modes:** Local or Remote (1 control line)

**Remote Measure:** 1 control line\*

\* In the Remote Control mode, the panel meters must be externally triggered by applying a ground-true momentary pulse (> 1 ms) to the Remote Measure line each time a reading is required. The Remote Measure command should not be applied for at least 0.5 ms following any change that affects the programmed state of the instrument.

**Isolation:** Remote input and output lines are *NOT* isolated.

**Trigger Mode:** Delayed or Non-Delayed (1 control line)\*

\* The trigger mode determines the time required to obtain panel meter readings or BCD outputs initiated by the Remote Measure command. In the Delayed mode the time is variable and is controlled by the Frequency Range setting:

Frequency Range	Delay Time (nominal)
1 Hz to 1 kHz	33 seconds
10 Hz to 100 kHz	4 seconds
100 Hz to 1 MHz	1.1 seconds
1 kHz to 13 MHz	0.66 seconds

In the Non-Delayed mode, the measurement time is fixed at 600 ms regardless of the Frequency Range setting.

**Data Flags:** + Data Flag and - Data Flag (2 output lines)\*

\* Provide a "Data Ready" indication to the external controller. Flags are "set" by the Remote Measure pulse and "reset" at the end of the delay (Trigger Mode) cycle.

Condition	Indication	+ Data Flag	- Data Flag
"Set"	Data Not Ready	1	0
"Reset"	Data Ready	0	1

1-15. For further information concerning these options, refer to Table 1-2 (General Information) or Section III in this manual or contact the nearest -hp- Sales and Service Office.

### 1-16. ACCESSORIES SUPPLIED.

1-17. Table 1-3 is a list of accessories supplied with the Model 3575A.

### 1-18. ACCESSORIES AVAILABLE.

1-19. Table 1-4 is a list of Hewlett-Packard accessories that are available for use with the Model 3575A.

### 1-20. INSTRUMENT AND MANUAL IDENTIFICATION.

1-21. Hewlett-Packard uses a two-section serial number. The first section (prefix) identifies a series of instruments. The last section (suffix) identifies a particular instrument within the series. If a letter is included with the serial number, it identifies the country in which the instrument was manufactured. If the serial number of your instrument is lower than the one on the title page of this manual, refer to Appendix C for backdating information that will adapt this manual to your instrument. All correspondence with Hewlett-Packard should include the complete serial number.

**Table 1-3. Accessories Supplied.**

Description	Quantity	-hp- Part No.
Interface Connector (Opt. 002, 003)	1 ea.	1251-0086
Accessory Kit Includes the following:	1 ea.	03575-84411
PC Board Extender (22 pin)	1 ea.	5060-5989
PC Board Extender (12 pin)	1 ea.	5060-5988
PC Board Extender (10 pin)	1 ea.	5060-5987

**Table 1-4. Accessories Available.**

-hp- Model	Description
10004A	Voltage Divider Probe (miniature)
456A	AC Current Probe
562A-16C	Printer Cable (for 5050A and 5055B Printers)
11048C	50 Ohm Feed-Thru Termination
11094B	75 Ohm Feed-Thru Termination
11095A	600 Ohm Feed-Thru Termination
5060-8739	Rack Mounting Kit

## SECTION II

### INSTALLATION AND INTERFACING

#### 2-1. INTRODUCTION.

2-2. This section contains information and instructions necessary for installing, shipping and interfacing the Model 3575A Gain-Phase Meter. Included are initial inspection procedures, power and grounding requirements, environmental information, mounting instructions, instructions for repackaging for shipment and interfacing information for Option 002 and 003 instruments.

#### 2-3. INITIAL INSPECTION.

2-4. This instrument was carefully inspected both mechanically and electrically before shipment. It should be physically free of marks or scratches and in perfect electrical order upon receipt. To confirm this, the instrument should be inspected for physical damage incurred in transit. If the instrument was damaged in transit, file a claim with the carrier. Check for supplied accessories (Table 1-3) and test the electrical performance of the instrument using the performance check procedures outlined in Section V. If there is damage or deficiency, see the warranty on the inside title page of this manual.

#### 2-5. POWER REQUIREMENTS.

2-6. The Model 3575A can be operated from any source of 115 or 230 volts ( $\pm 10\%$ ), 48 Hz to 440 Hz. Power dissipation is 50 VA; maximum.

#### 2-7. Power Cords.

2-8. Figure 2-1 illustrates the standard power plug configurations that are used throughout the United States and in other countries. The -hp- part number shown directly below each plug drawing is the part number for a 3575A power cord equipped with the proper plug. If the appropriate power cord is not included with the instrument, notify the nearest Hewlett-Packard office and a replacement cord will be provided.




Figure 2-1. Power Cords.

#### 2-9. GROUNDING REQUIREMENTS.

2-10. To protect operating personnel, the National Electrical Manufacturer's Association (NEMA) recommends that the instrument panel and cabinet be grounded. The Model 3575A is equipped with a three-conductor power cable which, when plugged into an appropriate receptacle, grounds the instrument. The offset pin on the power plug is the ground connection.

#### 2-11. ENVIRONMENTAL REQUIREMENTS.

2-12. The Model 3575A is a low power, fully transistorized instrument; therefore, no special cooling arrangements are required. The 3575A should not be operated where the ambient temperature is below  $0^{\circ}\text{C}$  ( $32^{\circ}\text{F}$ ) or above  $55^{\circ}\text{C}$  ( $131^{\circ}\text{F}$ ) or where the relative humidity exceeds 95%. The instrument should not be stored where the ambient temperature is below  $-40^{\circ}\text{C}$  ( $-40^{\circ}\text{F}$ ) or above  $75^{\circ}\text{C}$  ( $167^{\circ}\text{F}$ ).

#### 2-13. INSTALLATION.

##### 2-14. Bench Mounting.

2-15. The Model 3575A is shipped with plastic feet and tilt stand in place, ready for use as a bench instrument. The plastic feet are shaped so that the 3575A can be mounted on top of another Hewlett-Packard instrument.

##### 2-16. Rack Mounting.

2-17. The Model 3575A can be rack mounted using the Rack Mounting Kit (-hp- 5060-8739) separately available as an accessory. Installation instructions are included with the kit. The rack mount for the Model 3575A is an EIA standard width of 19 inches.

#### 2-18. REPACKAGING FOR SHIPMENT.

2-19. The following paragraphs contain a general guide for repackaging the instrument for shipment. Refer to Paragraph 2-20 if the original container is to be used; 2-21 if it is not. If you have any questions, contact the nearest -hp- Sales and Service Office (See Appendix B for office locations).

#### NOTE

*If the instrument is to be shipped to Hewlett-Packard for service or repair, attach a tag to the instrument identifying the owner and indicating the service or repair to be accomplished. Include the model number and full serial number of the instrument. In any correspondence, identify the instrument by model number and full serial number.*

2-20. Place instrument in original container with appropriate packing material and seal well with strong tape or metal bands. If original container is not available, one can be purchased from your nearest -hp- Sales and Service Office.

2-21. If original container is not to be used, proceed as follows:

a. Wrap instrument in heavy paper, or plastic before placing in an inner container.

b. Place packing material around all sides of instrument and protect panel face with cardboard strips.

c. Place instrument and inner container in a heavy carton or wooden box and seal with strong tape or metal bands.

d. Mark shipping container "DELICATE INSTRUMENT", "FRAGILE", etc.

## 2-22. INTERFACING (Options 002, 003 only).

### NOTE

*The 3575A Options 002 and 003 are identical except that Option 003 instruments use high-true logic for the BCD outputs. In all other respects, the following information for Option 002 instruments also applies to Option 003 instruments.*

2-23. The 3575A Option 002 supplies BCD outputs that correspond with the panel meter readings and is equipped for remote control of all front panel functions, ranges and settings (except LINE ON/OFF). The remote input and output lines are available at the rear panel Interface connector, A19J1.

2-24. Figure 3-9 (Section III) illustrates the 3575A Option 002 Interface connector as viewed from the rear of the instrument. The connector drawing and the table within the figure provides complete input/output and control information. A 50-pin mating connector (-hp- 1251-0086\*) and a 46-conductor cable are required to connect all input and output lines, circuit ground and +5 Vdc to an external controller or I/O card.

## 2-25. Computer Interfacing.

2-26. For interfacing the Model 3575A Option 002 to an -hp- computer, it will be necessary to utilize the information in this manual to develop I/O circuitry and software that meets individual system requirements. For more

detailed information concerning the 3575A Option 002, refer to Paragraph 3-71.

## 2-27. Printer Interfacing.\*\*

2-28. The 3575A Option 002 can be connected directly to an -hp- printer (Model 5050B or 5055A) using the -hp- 562A-16C printer cable. The 3575A BCD output and data flag connections are compatible with the 562A-16C cable and modifications to the printer or printer cable are not required. The printer, however, must be set or wired to accept ground-true BCD inputs and an external ground lead must be connected between the printer chassis and the 3575A chassis. In addition, there are two minor modifications that should be performed on the 3575A:

a. The Local/Remote control line (J1 pin 50) is automatically grounded when the 562A-16C printer cable is connected. Grounding the Local/Remote line enables the timing circuits in the 3575A but also disables the front panel controls and enables the remote control lines. Besides being inaccessible with the printer cable connected, the remote control lines (J1 pins 9 through 12, 34 through 37) are connected to the BCD input lines that control unused printer columns, 5 and 6. If remote control operation is desired, it will be necessary to fabricate an adapter that will isolate the unused printer-input lines and permit external connections to the 3575A control lines. If front panel operation is desired, connect the jumper wire on the 3575A Interface Assembly (A16B) between points 1 and 3 (see Paragraph 3-86).

b. When using a printer it is necessary to supply a Remote Measure command to the 3575A to initiate the measurement cycle. When the printer cable is connected to the 3575A, the Remote Measure line (J1 pin 21) is not accessible. For this reason, a test point labeled "TRIGGER" is provided on the Interface Assembly, A16B. The "trigger" test point is connected directly to the Remote Measure line. For convenience, install a female BNC connector (-hp- 1250-0083) in one of the holes provided on the rear panel (Item 13, Figure 3-2) and connect a short piece of wire between the BNC connector and the "trigger" test point on A16B. Apply the Remote Measure command to the BNC connector. (Also see Paragraph 3-80)

### NOTE

*The 562A-16C printer cable does not provide a solid ground connection between the printer and the 3575A. For this reason, it is necessary to connect an external ground lead (short piece of copper braid) between the printer chassis and the 3575A chassis.*

2-29. For further information concerning the use of a printer with the 3575A Option 002, refer to Paragraph 3-87.

\* Cinch No. 57-30500-375

\*\* For Option 003 instruments, the printer must be set or wired to accept high-true BCD inputs.

## SECTION III

### OPERATING INSTRUCTIONS

#### 3-1. INTRODUCTION.

3-2. This section contains complete operating instructions for the Model 3575A Gain-Phase Meter. Included is a description of controls, general operating information, a basic operating procedure and information concerning Option 001 through 003 instruments.

#### 3-3. CONTROLS AND INDICATORS.

3-4. Figures 3-1 and 3-2 illustrate and describe the function of all front and rear panel controls, connectors and indicators. The description of each item is keyed to the drawing within the figure.

#### 3-5. GENERAL OPERATING INFORMATION.

##### 3-6. Input Connections.

3-7. The input signals can be applied to the 3575A through twisted pairs, shielded cables equipped with BNC connectors (-hp- 10503A Cable Assembly), or 10:1 divider probes (-hp- 10004A Voltage Divider Probe). Test leads should be kept as short as possible to minimize extraneous pickup and/or loss due to cable capacitance. When using 10:1 divider probes, it is first necessary to compensate the probes as outlined in Paragraph 3-6-2.

##### 3-8. Grounding and Termination.

3-9. In the design of the 3575A, extra care has been taken to control internal ground currents that could degrade the accuracy of amplitude and phase readings. Due to its wide dynamic range and high sensitivity, however, the 3575A can be affected by external ground currents or "ground loops" that are caused by poor grounding or incorrect termination. This means that when using the 3575A, particularly at low levels and low frequencies, the operator must be extremely "ground conscious" if accurate, repeatable readings are to be obtained.

3-10. There are basically two types of ground loops that can cause measurement errors in the 3575A. The first type, commonly known as a power-line ground loop, is encountered at frequencies below the power-line frequency or at

integral multiples of the power-line frequency where either or both input signals are below 50 mV. The power-line ground loop is caused by extraneous currents that circulate between the signal source and the 3575A by way of power-line ground. The other type of ground loop is introduced by the signal source and is generally encountered at frequencies below 1 MHz where the signal applied to one channel is greater than 1 V rms and the signal applied to the other channel is less than 10 mV rms. These two types of ground loops are illustrated in Figures 3-3 and 3-4 and are discussed in the following paragraphs.

**3-11. Power-Line Ground Loop.** Figure 3-3A shows the input arrangement for a simple grounded measurement.  $E_{in}$  represents the source being measured along with any noise associated with it and is generally called the "normal-mode source".  $R_s$  represents the source resistance and the resistance of the high lead;  $R_g$  represents the resistance of the ground lead. Current from  $E_{in}$  (normal-mode current) flows through  $R_s$ ,  $Z_1$  and  $R_g$  and the instrument responds to the drop across  $Z_1$ . As long as the grounds on both sides of  $R_g$  are identical, extraneous currents cannot circulate between the source ground and the instrument ground. If, however, the grounds are different due to voltage drops in the ground lead or currents induced into it, a new source is developed and the measurement appears as shown in Figure 3-3B. The new source,  $E_{cm}$  (the difference between grounds) is called the "common-mode source" because it is common to both the high and ground lines. Common-mode current can flow through  $R_g$  or through  $R_s$  and  $Z_1$ . Since  $Z_1$  is usually much larger than  $R_s$  and since they are both in parallel with  $R_g$ , most of the voltage across  $R_g$  will appear across  $Z_1$  causing an error in the amplitude or phase reading.

3-12. To minimize power-line ground loops, the following guidelines should be observed:

- a. Keep input leads as short as possible.
- b. Provide good ground connections to minimize the resistance of  $R_g$ .
- c. Connect the signal source and the 3575A to the same power bus.
- d. If a removable ground strap is provided on the signal source, float the source to break the common-mode current path.




Figure 3-1. Front Panel Description.

- ① Panel Meter (Standard Model 3575A): Indicates amplitude or phase depending on position of DISPLAY switch (See Paragraphs 3-30 through 3-33).
- ① Left-Hand Panel Meter (Options 001-003): Indicates amplitude only and is controlled by the AMPLITUDE FUNCTION switch (See Paragraphs 3-32, 3-65 through 3-68).
- ② Right-Hand Panel Meter (Options 001-003 only): Indicates B dBV or phase depending on position of AMPLITUDE B/PHASE switch (See Paragraphs 3-33, 3-68 and 3-69).
- ③ LINE Switch: Applies line voltage to the instrument when set to the ON position.
- ④ DISPLAY Switch (Standard Model 3575A): Selects AMPLITUDE or PHASE presentation.
- ④ AMPLITUDE B/PHASE Switch (Options 001-003): Selects AMPLITUDE B (B dBV) or PHASE presentation for the Right-Hand Panel Meter.
- ⑤ Channel A Voltage Range Switch: Selects the input range for channel A (See Paragraphs 3-24 through 3-26).
- ⑥ FREQUENCY RANGE Switch: Selects any of four overlapping frequency ranges. The upper limit within each range applies to phase only. The lower limit applies to both amplitude and phase (See Para 3-27 through 3-29).
- ⑦ AMPLITUDE FUNCTION Switch (Standard Model 3575A): Controls the meter presentation when the DISPLAY switch is in the AMPLITUDE position. The AMPLITUDE FUNCTION switch selects any of three functions: Log A (A dBV), Log B (B dBV) or Log B/A (dB).
- ⑦ AMPLITUDE FUNCTION Switch (Options 001-003): Controls the Left-Hand Panel Meter presentation. As in the Standard Model 3575A, selects Log A (A dBV), Log B (B dBV) or Log B/A (dB).
- ⑧ PHASE REFERENCE Switch: Controls the phase of the reference channel, Channel A. With the PHASE REFERENCE switch set to the A position, the phase reading is direct. With the switch set to the - A position, the channel A signal is inverted and the phase reading is offset by 180 degrees (See Paragraphs 3-34 through 3-36).
- ⑨ Channel B Voltage Range Switch: Selects the input range for channel B (See Paragraphs 3-24 through 3-26).
- ⑩ Channel A Input Connector: Female BNC connector accepts 0.2 mV rms to 20 V rms, 1 Hz to 13 MHz input signal for channel A. Input impedance is 1 Megohm (nominal) 30 pF (See Paragraphs 3-6 and 3-7).
- ⑪ Channel B Input Connector: Female BNC connector accepts 0.2 mV rms to 20 V rms, 1 Hz to 13 MHz input signal for channel B. Input impedance is 1 Megohm (nominal) 30 pF (See Paragraphs 3-6 and 3-7).




Figure 3-2. Rear Panel Description.

- 12 Interface Connector, A19J1 (Options 002, 003 only): Accepts low-true binary inputs for remote control of all front panel functions, ranges and settings. Supplies 8-4-2-1 BCD-coded outputs for the two panel meters (See Paragraphs 3-71 through 3-74).
- 13 Holes: Provided for installing rear panel input connectors in place of the front panel connectors.
- 14 Ground Terminal: Connected to circuit ground and outer chassis ground. Terminal permits connection to chassis of signal source or to other external ground to help minimize ground loops (See Paragraph 3-17).
- 15 ANALOG OUTPUT 2 (Options 001-003 only): Supplies dc voltage (10 mV/dBV or 10 mV/deg.) that corresponds with the Right-Hand Panel Meter reading (See Paragraphs 3-37 through 3-40).
- 16 ANALOG OUTPUT 1 (Standard Model 3575A): Supplies dc voltage (10 mV/dB or 10 mV/degree) that corresponds with the panel meter reading. (See Paragraphs 3-37 and 3-38).
- 16 ANALOG OUTPUT 1 (Options 001-003): Supplies dc voltage (10 mV/dB) that corresponds with Left-Hand Panel Meter reading (See Paragraphs 3-37 through 3-40).
- 17 Power Input Module (A18): Accepts power cord supplied with the instrument. Contains line fuse and 115 V/230 V selector switch (See Figure 3-5).




Figure 3-3. Power-Line Ground Loop.

**3-13. Source-induced Ground Loop.** Figure 3-4 illustrates a ground loop that is introduced by the signal source. In Figure 3-4, the signal applied to channel A is 2 V rms and the signal applied to channel B is 0.2 mV rms. As illustrated in the figure, part of the current from the 2 V source returns through the ground lead of the 0.2 mV source producing a voltage drop across the ground lead resistance,  $R_g$ . As in the power-line ground loop, the source resistance,  $R_s$  and the ground lead resistance  $R_g$  are in parallel with  $Z_b$ . Due to the 50 ohm termination place directly across  $Z_b$ , however, less than half of the voltage dropped across  $R_g$  is present across  $Z_b$ . Although this voltage is very small, it is large enough to affect the amplitude and/or phase of the 0.2 mV signal.

3-14. Note that most of the current from the 2 V source is flowing through the 50 ohm termination of the channel A input and depending on the resistance between the A and B input commons, a good portion of the current is returning through the channel B ground lead. If the 50 ohm termination was placed directly across the output of the 2 V source, however, very little current would flow in the ground leads. Lowering the current in the ground leads reduces the drop across  $R_g$  and thereby minimizes the common-mode voltage and the resulting error.

3-15. Fortunately, this type of ground loop is predominate at low frequencies (below 1 MHz) where it is possible to terminate at the signal source rather than at the input of the measuring instrument. At high frequencies where it is necessary to terminate at the end of the transmission line, the error is normally insignificant as long as shielded cables or twisted pairs are used for the input connections.

3-16. To minimize ground currents introduced by the signal source, observe the following guidelines:

a. At frequencies below 1 MHz, place the termination for the high-level signal directly across the output of the high-level signal source.

1) At frequencies above 1 MHz, terminate at the 3575A input.


b. If termination for the low-level signal is required, place the termination at the input of the 3575A.

c. Provide good ground connections by using shielded cables equipped with BNC connectors. If shielded cables are not available, use twisted leads.

d. Keep input cables and leads as short as possible.

**3-17. Checking For Ground Loops.** To check for power-line ground loops, proceed as follows:

a. Apply a 0.2 mV to 50 mV rms, 1 Hz to 60 Hz (or other power-line frequency) signal to either or both of the 3575A inputs.



**Figure 3-4. Source-Induced Ground Loop.**

b. Set the 3575A to measure the amplitude of the applied signal and note the panel meter reading.

c. Connect a short piece of copper braid between the common terminal of the signal source and the 3575A input common (on one of the BNC input connectors).

d. Allow time for the instrument to stabilize and again note the panel meter reading.

e. If connecting the copper braid has produced a significant change ( $\pm 0.5$  dB) in the reading, a ground loop is present and corrective action (Paragraph 3-12) should be taken.

*NOTE*

A ground terminal (Item 14, Figure 3-2) is provided on the 3575A rear panel to permit external grounding. In cases where ground loops are critical and difficult to control, it is sometimes beneficial to connect a short piece of copper braid between this ground terminal and the chassis of the signal source. Factory tests have indicated, however, that the length and positioning of the copper braid can be critical. Before using this technique in a measurement application, experiment with various ground points, lead lengths and lead positions to establish a grounding method that ensures accurate, repeatable readings in your particular situation.

3-18. To check for source induced ground loops, proceed as follows:

a. Apply a 1 V to 20 V rms, 10 Hz to 10 kHz signal to one channel and a 0.2 mV to 10 mV rms signal to the other channel.

b. Set the 3575A to measure the amplitude of the low level signal and note the panel meter reading.

c. Disconnect the high level signal from the 3575A.



d. Allow time for the instrument to stabilize and again note the low level amplitude reading.

e. If disconnecting the high level signal has produced a significant change ( $\pm 0.5$  dB) in the low level reading, a ground loop is present and corrective action (Paragraph 3-16) should be taken.

**3-19. Input Constraints.**

3-20. The 80 dB dynamic range of the 3575A provides wide freedom from input constraints. In many cases, it will be possible to make all the necessary measurements without changing voltage ranges. It is important, however, to observe the maximum input levels (2 V rms or 20 V rms) indicated by the Voltage Range setting. Exceeding these input levels will cause the display to blank, the overload indicator (A<sub>OL</sub> or B<sub>OL</sub>) to illuminate and can damage the instrument if the applied voltage is greater than 25 V rms or 50 V dc.

**3-21. DC Isolation.**

3-22. The 3575A inputs are equipped with coupling capacitors to provide dc isolation. The maximum dc voltage that can be safely applied to the inputs is  $\pm 50$  Vdc. Exceeding this limit can cause breakdown of the input capacitors resulting in damage to the input amplifier circuitry.

3-23. The 3575A cannot be operated in a floating condition. All Input and Output commons are connected directly to outer chassis (frame) ground which connects to earth ground through the offset pin on the power cord connector.

**3-24. Voltage Ranges.**

3-25. Each input channel is equipped with a range switch which permits selection of two overlapping voltage ranges. Input voltage limits within each range are as follows:

- 0.2 mV rms (- 74 dBV) to 2 V rms (+ 6 dBV)
- 2 mV rms (- 54 dBV) to 20 V rms (+ 26 dBV)

3-26. As long as the applied signal is within the limits of both ranges (2 mV to 2 V), either range setting can be used. Changing the voltage range setting does not affect the display resolution. For optimum accuracy, however, it is recommended that the 0.2 mV to 2 V range be used at all times unless the applied signal is greater than 2 V rms. The reason for this is that on the 2 mV to 20 V range the input signal is divided by the 20 dB input attenuator. Any noise that is generated within the 3575A, however, is not attenuated and the signal to noise ratio is decreased. Decreasing the signal to noise ratio makes the instrument more susceptible to noise which can affect the accuracy of amplitude and phase readings. It should be noted that the Phase Accuracy specifications (Table 1-1) are met only when the lowest applicable voltage range settings are used.

**3-27. Frequency Ranges.**

3-28. The broadband frequency response of the 3575A extends from 1 Hz to 13 MHz in four overlapping ranges. Frequency limits within each range are as follows:

- 1 Hz to 1 kHz
- 10 Hz to 100 kHz
- 100 Hz to 1 MHz
- 1 kHz to 13 MHz

3-29. The FREQUENCY RANGE setting determines the amount of filtering that is used throughout the instrument. The filtering, in turn, controls the frequency response and overall settling time (See Table 3-1). The frequency ranges are designed such that the lower limit of each range applies to both amplitude and phase and the upper limit applies only to phase. For example, it is possible to use the 1 Hz to 1 kHz range for all *amplitude* measurements within the frequency range of 1 Hz to 13 MHz. For most amplitude measurements, however, it is best to use one of the upper ranges to minimize settling time. The main thing to remember when making amplitude measurements is that the frequency of the input signal(s) must be above the lower limit of the selected frequency range. When measuring phase, it is necessary to observe both the upper and lower limits of each frequency range. The upper limits, which apply to phase only, are determined by noise filters which control the high frequency cutoff characteristics of the phase detector circuits. For optimum phase accuracy, it is necessary to use the frequency range that provides the greatest noise immunity *and* the required bandpass. This means that the *lowest* range that covers the frequency of the input signals must be used. It should be noted that the Phase Accuracy specifications (Table 1-1) are met only on the lowest applicable frequency range.

**Table 3-1. Typical Settling Time.**  
(following a change in input parameters)

Frequency Range	100 % * Settled	95 % * Settled	90 % * Settled
1 Hz - 1 kHz	30 sec.	20 sec.	17 sec.
10 Hz - 100 kHz	3 sec.	2 sec.	1.7 sec.
100 Hz - 1 MHz	0.3 sec.	0.2 sec.	0.17 sec.
1 kHz - 13 MHz	30 ms.	20 ms.	17 ms.

\* Percent of final reading.

**3-30. Meter Indication.**

3-31. The 3575A panel meter indicates directly in dB or dBV for amplitude measurements and in degrees for phase measurements. The front panel DISPLAY switch permits selection of either AMPLITUDE or PHASE presentation.

**3-32. Amplitude Presentation.** With the DISPLAY switch in the AMPLITUDE position, the meter presentation is determined by the AMPLITUDE FUNCTION control setting. The three amplitude functions are: Log A, Log B

and Log B/A. When A or B is selected, the panel meter indicates the amplitude of the corresponding input signal in dBV (1 V rms = 0 dBV). The overall measurement range for the Log A and Log B amplitude functions is from -74 dBV (0.2 mV rms) to +26 dBV (20 V rms) providing a total of 100 dB in two voltage ranges. The 3575A amplitude readings are displayed with 0.1 dBV resolution over the entire measurement range. When B/A is selected, the 3575A measures the relative amplitude of (difference between) the two input signals in dB. The display range for relative measurements is from -100 dB to +100 dB with 0.1 dB resolution. Relative amplitude readings are displayed with respect to channel A which is the reference channel. A negative reading indicates that the signal applied to channel B is *lower* in amplitude than the signal applied to channel A. A positive reading indicates that the signal applied to channel B is *greater* in amplitude than the signal applied to channel A.

**3-33. Phase Presentation.** With the DISPLAY switch in the PHASE position, the panel meter indicates the phase difference between the two input signals in degrees. The display range for phase measurements is from -192 degrees to +192 degrees with 0.1 degree resolution. The  $\pm 192$  degree limits provide a  $\pm 12$  degree overrange capability which eliminates ambiguous readings in the  $\pm 180$  degree region.

**3-34. Phase Reference.** The 3575A phase readings are displayed with respect to channel A which is the reference channel. A negative phase reading indicates that B lags A; a positive phase reading means that B leads A.

3-35. With the PHASE REFERENCE switch in the +A position, the panel meter indicates the actual phase difference between the two input signals. With the PHASE REFERENCE switch in the -A position, channel A is inverted and the phase reading is offset by 180 degrees. For example, with a phase difference of +60 degrees (B leads A) applied to the inputs and the PHASE REFERENCE switch set to the +A position, the panel meter will indicate +60 degrees. If the PHASE REFERENCE switch is changed to the -A position, channel A will be inverted and the panel meter will indicate -120 degrees.

3-36. Because of the  $\pm 12$  degree overrange capability, the 3575A never gives ambiguous phase readings. This means that it is not necessary to change the phase reference for measurements in the  $\pm 180$  degree region. The ability to change the phase reference is strictly a convenience feature which is useful for some measurement applications. One example of this is where it is necessary to make a continuous phase vs. frequency plot over 360 degrees of range. Consider the case where two signals are initially in phase and as frequency is varied the phase difference increases in a positive direction. With the phase reference set to +A, the plot starts out at 0 degrees and increases with frequency until the phase difference reaches approximately +192 degrees. At this time, the 3575A reading automatically jumps to -168 degrees and again goes more positive with frequency. The result is a discontinuous plot.

By initially setting the phase reference to -A, however, a continuous plot could be obtained. The plot would start out at -180 degrees and continue in a positive direction through +192 degrees extending the continuous range by 180 degrees.

### 3-37. Analog Outputs.

3-38. Two BNC connectors, labeled ANALOG OUTPUT 1 and ANALOG OUTPUT 2, are located on the rear panel of the instrument. On the standard Model 3575A, ANALOG OUTPUT 2 is not used. The remaining connector, ANALOG OUTPUT 1, is connected through a 1 kilohm resistor to the analog (dc) voltage applied to the panel meter. Since this voltage is not affected by errors within the panel meter, it is more accurate than the panel meter reading. For this reason, the amplitude and phase accuracy specifications listed in Table 1-1 apply to the analog output and do not reflect the  $\pm 3$  count panel meter tolerance. The analog output voltage is defined in the accuracy specifications as 10 mV per degree for phase measurements and 10 mV per dB/dBV for amplitude measurements (with >2 Megohm load resistance). In the Amplitude Display mode, the analog output voltage ranges from -1 Vdc (-100 dB) to +1 Vdc (+100 dB). In the Phase Display mode the voltage ranges from -1.92 Vdc (-192 degrees) to +1.92 Vdc (+192 degrees). The analog output resistance is 1 Kilohm and short-circuit protection is provided. To obtain an output of 10 mV per degree or 10 mV per dB/dBV, the load resistance connected to the analog output must be 2 Megohm or greater. Additional loading will not damage the instrument or degrade the linearity but it will reduce the output voltage by an amount proportional to the load resistance.

### 3-39. Dual Analog Outputs (Options 001 through 003).

3-40. For instruments equipped with dual panel meters, ANALOG OUTPUT 1 is connected to the left-hand (facing the front panel) panel meter (amplitude) and ANALOG OUTPUT 2 is connected to the right-hand panel meter (phase). The analog output voltages correspond with the respective panel meter readings and can be used for simultaneous amplitude and phase plotting. For further information concerning Options 001-003, refer to Paragraph 3-64.

## 3-41. BASIC OPERATING PROCEDURE.

### 3-42. Instrument Turn On.

- a. Refer to Figure 3-5 and perform the following:

- 1) Remove the fuse and set the line selector switch to correspond with the line voltage to be used (115 V or 230 V).

- 2) Replace the fuse using a 0.6A, 250 V slo-blo for 115 V operation or a 0.3A, 250 V slo-blo for 230 V operation.




Figure 3-5. Power Input Module A, B and C.

b. Connect the detachable ac power cord to the rear panel power receptacle and to the power source (115 V or 230 V, 48 Hz to 440 Hz).

c. Set the LINE switch to the ON position. The panel meter display will illuminate. With no inputs applied to the

3575A, the instrument will respond to extraneous pickup and residual noise. For this reason, the display may not stabilize until inputs are applied.

### 3-43. Amplitude Measurements.

**3-44. Log A and Log B Measurements.** The single channel amplitude functions, A or B, permit direct measurement of either input level in dBV. These readings can be converted to ac volts using the graph shown in Figure 3-6. To measure the level applied to either input channel, proceed as follows:

- a. Set the DISPLAY switch to the AMPLITUDE position.
- b. Set the AMPLITUDE FUNCTION switch to A or B depending on which input is to be measured.
- c. Set the Voltage Range and FREQUENCY RANGE switches to appropriate settings as outlined in Paragraphs 3-24 and 3-27.
- d. Apply signal to the appropriate input channel.
- e. Allow time for the reading to stabilize.
- f. Observe the amplitude reading in dBV.
- g. If desired, convert the dBV reading to rms volts using the graph shown in Figure 3-6.

**3-45. Relative Measurements (Log B/A).** In the B/A amplitude function, the 3575A measures the relative amplitude of the two input signals in dB. This function is particularly useful for measuring gain, attenuation and frequency response. The use of simultaneous comparison eliminates the need for separate input and output measurements and provides relative readings that are independent of source variations.

3-46. Because the two input channels are totally independent, relative measurements can be made between two signals that differ in frequency. It should be noted, however, that both input frequencies must be *above* the lower limit of the selected frequency range (see Paragraph 3-27).

3-47. For relative measurements using the B/A function, proceed as follows:

- a. Set the DISPLAY switch to the AMPLITUDE position.
- b. Set the AMPLITUDE FUNCTION switch to B/A.
- c. Set the Voltage Range and FREQUENCY RANGE switches as outlined in Paragraphs 3-24, 3-27 and 3-46.




Figure 3-6. dBV to Volts Conversion.

d. Remembering that channel A is the reference channel, connect the signals to be measured to the 3575A Input connectors.

e. Allow time for the reading to stabilize.

f. Observe the relative amplitude reading in dB. A negative reading indicates that B is lower than A; a positive reading means that B is greater than A.

g. When making relative measurements ensure that the input levels are within the limits of the voltage range settings being used.

### 3-48. Phase Measurements.

3-49. With the DISPLAY switch in the PHASE position, the 3575A measures the phase difference between the two input signals in degrees. To measure phase, proceed as follows:

a. Set the DISPLAY switch to the PHASE position.

b. Set the PHASE REFERENCE switch to +A or as outlined in Paragraph 3-34.

c. Set the Voltage Range and FREQUENCY RANGE switches as outlined in Paragraphs 3-24 and 3-27.

d. Connect the signals to be measured to the 3575A Input connectors.

e. Allow time for the reading to stabilize.

f. Observe the phase reading. Since A is the reference channel, a negative reading indicates that B lags A; a positive reading indicates that B leads A.

**3-50. Effects of Harmonic Distortion on Phase Readings.** In the 3575A, phase difference is measured between the zero crossing points of the applied signals. If an applied signal contains harmonics of the fundamental frequency, the zero crossings may be shifted with respect to a pure sine wave. If the instrument responds to the false crossings introduced by the distortion, an erroneous offset will appear in the phase reading.

3-51. The amount of error introduced by harmonic distortion depends on the magnitude, phase and order of the harmonics. Harmonics that are in phase with the fundamental (such as in a square wave) do not change the zero crossing points and do not affect the phase reading. In the 3575A, the effects of even harmonics are cancelled by two phase detectors that operate 180 degrees out of phase. For this reason, even harmonics, regardless of their phase, do not affect the phase reading. This leaves only odd harmonics that are out of phase with the fundamental.

3-52. The amount of error introduced by odd harmonic distortion again depends on the magnitude and phase of the harmonics. The largest error occurs when the odd harmonics are 90 degrees out of phase with the fundamental. In

this case, the distortion is at it's peak amplitude when the fundamental is at the zero crossing point.

3-53. The graph shown in Figure 3-7 can be used to determine the approximate worst-case error introduced by odd, out-of-phase harmonics. As indicated in the graph, the worst-case error for odd harmonics 40 dB below the fundamental is approximately 0.57 degrees.




Figure 3-7. Worst Case Error Produced by Odd Harmonics.

3-54. **Effects of Noise on Phase Readings.** The 3575A uses a unique phase measuring scheme which minimizes the effects of noise by a process of detection, cancellation and correction. This, in conjunction with the broadband filtering that is used throughout the instrument, virtually eliminates ambiguous readings and 180 degree errors. This does not mean, however, that the effects of noise are completely eliminated. With applied signal to noise ratios of <30 dB, noise can produce erroneous offsets. The amount of offset depends of the signal to noise ratio while the offset polarity depends on which channel the noise appears. The effects of noise are minimized under the following conditions:

- a. When the noise level on both channels is more than 30 dB below the signal level (signal to noise ratio > 30 dB).
- b. When readings are more than 10 degrees away from 0 degrees, ± 90 degrees and ± 180 degrees and the noise is on the channel indicated (by shaded areas) in Table 3-2.

3-55. **Effects of Source Impedance on Phase Readings.** Due to the internal shunt capacitance and any external cable capacitance connected to the 3575A inputs, the phase of an applied signal can be affected by the impedance of the signal source or network under test. This

Table 3-2. Effects of Noise Minimized.

	- 170° to - 100°	- 80° to - 10°	10° to 80°	100° to 170°
Chan A				
Chan B				

can be illustrated by a simple R/C network such as the one shown in Figure 3-8. In Figure 3-8, the source impedance is represented by a resistor ( $R_s$ ) and the internal shunt capacitance is represented by a capacitor ( $C_s$ ). The overall shunt capacitance is increased by  $C_x$  which represents the external cable capacitance between the source and the 3575A input. The amount of phase shift developed across the shunt capacitance depends on three variables: the effective shunt capacitance ( $C_s + C_x$ ), the source impedance ( $R_s$ ) and the frequency of the applied signal ( $F_o$ ). Increasing any of these variables increases the phase shift of the network. If the source impedance is resistive, the phase shift can be calculated using the following formula:

$$\text{Tan. } \theta = \frac{R_s}{X_{C_s}}$$

Where:  $\theta$  = phase shift in degrees  
 $R_s$  = source resistance  
 $X_{C_s}$  = reactance of the effective shunt capacitance ( $C_s + C_x$ ) where  $C_s = 30$  pF and  $C_x =$  external cable capacitance (approximately 20 pF per foot for RG - 58/U)




Figure 3-8. Simple RC Network.

3-56. Since the internal shunt capacitance of channel A is closely matched to that of channel B, the phase measurement accuracy will not be affected if the source impedance and the external cable capacitance is the same on both channels. In this case, both channels exhibit the same amount of phase shift and the relative phase of the applied signals remains unchanged.

3-57. In most phase measurement applications it is impractical to maintain the same source impedance and cable

capacitance on both channels. The effects of source impedance can be minimized, however, by the use of 10 Megohm 10:1 divider probes (-hp- 10004A) which reduce the effective shunt capacitance to approximately 10 pF.

3-58. Table 3-3 can be used to determine the reactance of the 10 pF probe capacitance over the entire frequency spectrum. A general "rule of thumb" is that the capacitive reactance of the 10 pF probe should be at least 100 times the *difference* between the two source impedances at the highest operating frequency. If this rule is applied, the maximum or "worst-case" error will be less than 0.6 degrees. If 10 pF divider probes are used and the two source impedances are primarily resistive, the phase error can be approximated using the following formula:

$$\text{Tan. } \phi = \frac{|R_{sa} - R_{sb}|}{X_c}$$

Where:  $\phi$  = phase error in degrees  
 $R_{sa}$  = source resistance of channel A  
 $R_{sb}$  = source resistance of channel B  
 $X_c$  = reactance of 10 pF divider probe at the operating frequency

**3-59. Using 10:1 Divider Probes.**

3-60. The 3575A input channels are designed to permit the use of 10 Megohm, 10 pF Voltage Divider Probes (-hp-10004A). These probes can be used to extend the maximum input levels to 200 V rms and the overall operating range to 120 dB. Voltage divider probes also reduce the effective shunt capacitance to approximately 10 pF and thereby minimize errors due to source impedance (Paragraph 3-55).

3-61. When using 10:1 divider probes, the following guidelines should be observed:

- a. Use 10 Megohm, 10 pF Divider Probes (-hp- 10004A or equivalent) only. Other probes can create errors particularly when measuring phase at high frequencies.
- b. Before using 10:1 divider probes, compensate the probes as outlined in Paragraph 3-62.
- c. Do not use a 10:1 divider probe on one channel and a direct input to the other channel.
- d. Use the lowest voltage range that provides the required measurement capability.
- e. Note that when 10:1 divider probes are used, the single channel amplitude readings (Log A and Log B) will be offset by - 20 dBV e.g., 1 V rms applied to probe will measure - 20 dBV rather than 0 dBV. Relative readings (B/A) will not be offset if identical probes are used.

**3-62. Probe Compensation.** Before using 10:1 divider probes it is necessary to adjust the probes for optimum flatness and identical phase characteristics. Once the probes are properly adjusted they should not require further attention unless they are interchanged or inadvertently misadjusted. It is good practice, however, to perform periodic verification checks to ensure that optimum adjustment is maintained.

3-63. The following probe adjustments should be performed with a 1 V rms sine wave applied to both probes:

REQUIRED EQUIPMENT: Test Oscillator (-hp- 651B)  
 50 Ohm Feedthru Termination (-hp- 11048B)

- a. Connect 50 ohm output of test oscillator, terminated in 50 ohm load, to both 3575A input probes.

**Table 3-3. Reactance of 10 pF Probe.**

Frequency	Reactance	Frequency	Reactance	Frequency	Reactance	Frequency	Reactance
10 Hz	1591 M	700 Hz	22.74 M	30 kHz	530 K	800 kHz	19.9 K
20 Hz	795.7 M	800 Hz	19.89 M	40 kHz	398 K	900 kHz	17.7 K
30 Hz	530.5 M	900 Hz	17.68 M	50 kHz	318 K		
40 Hz	397.9 M			60 kHz	265 K	1 MHz	15.9 K
50 Hz	318.3 M	1 kHz	15.91 M	70 kHz	227 K	2 MHz	7.96 K
60 Hz	265.3 M	2 kHz	7.96 M	80 kHz	199 K	3 MHz	5.30 K
70 Hz	227.4 M	3 kHz	5.30 M	90 kHz	177 K	4 MHz	3.98 K
80 Hz	198.9 M	4 kHz	3.98 M			5 MHz	3.18 K
90 Hz	176.8 M	5 kHz	3.18 M	100 kHz	159 K	6 MHz	2.65 K
		6 kHz	2.65 M	200 kHz	79.6 K	7 MHz	2.27 K
100 Hz	159.1 M	7 kHz	2.27 M	300 kHz	53.0 K	8 MHz	1.99 K
200 Hz	79.57 M	8 kHz	1.99 M	400 kHz	39.8 K	9 MHz	1.77 K
300 Hz	53.05 M	9 kHz	1.77 M	500 kHz	31.8 K		
400 Hz	39.79 M			600 kHz	26.5 K	10 MHz	1.59 K
500 Hz	31.83 M	10 kHz	1.59 M	700 kHz	22.7 K	13 MHz	1.22 K
600 Hz	26.53 M	20 kHz	796 K				

b. Set the 3575A controls as follows:

DISPLAY ..... AMPLITUDE  
 Voltage Range ..... 0.2 mV to 2 V  
 (both channels)  
 AMPLITUDE FUNCTION ..... A  
 FREQUENCY RANGE ..... 100 - 1 M  
 PHASE REFERENCE ..... A

c. Set the test oscillator for an output of 1 V rms, 100 Hz.

d. Record the channel A amplitude reading: \_\_\_dBV.

e. Establish a reference level on the meter of the test oscillator and use the oscillator amplitude control to maintain this reference level whenever the frequency is varied.

f. Set the test oscillator frequency to 1 MHz.

g. Adjust the channel A probe for the same reading recorded in Step d.

h. Repeat Steps c through g until optimum adjustment is obtained.

i. Set the test oscillator frequency to 1.5 kHz.

j. Set the 3575A DISPLAY switch to PHASE.

k. Adjust the channel B probe for a phase reading of 0 degrees  $\pm$  0.2 degrees.

l. Set the 3575A DISPLAY switch to AMPLITUDE; set the AMPLITUDE FUNCTION switch to B/A.

m. Set the test oscillator frequency to 1 MHz.

n. The B/A reading should be 0 dB  $\pm$  0.2 dB. If it is not, perform the following:

- 1) Repeat the probe adjustment procedure.
- 2) Replace the probes one at a time to determine if the problem is caused by faulty probes.
- 3) Perform the adjustment procedures outlined in Section V.

**3-64. OPTIONS.**

**3-65. Option 001.**

3-66. The 3575A Option 001 is equipped with dual panel meters to provide simultaneous amplitude and phase presentations. This option is also equipped with two analog outputs to permit amplitude vs. phase plotting.

3-67. In the 3575A Option 001, the left-hand (facing the front panel) panel meter always indicates amplitude. This panel meter is controlled by the AMPLITUDE FUNCTION switch which, as in the standard Model 3575A, permits selection of Log A, Log B or Log B/A.

3-68. The right-hand panel meter can indicate amplitude or phase depending on the position of the AMPLITUDE B/PHASE switch. With the switch in the AMPLITUDE B position, the right-hand panel meter indicates the amplitude of the signal applied to channel B (B dBV). Since the left-hand panel meter can indicate A dBV, B dBV or B/A, the following amplitude functions can be displayed simultaneously on the two panel meters:

Amplitude Function	Left-hand Panel Meter	Right-hand Panel Meter
A	A dBV	B dBV
B	B dBV	B dBV
B/A	B/A (dB)	B dBV

3-69. With the AMPLITUDE B/PHASE switch in the PHASE position, the right-hand panel meter indicates phase. The phase readings are controlled by the PHASE REFERENCE switch and are displayed as outlined in Paragraphs 3-33 through 3-36.

**3-70. Analog Outputs.** The 3575A Option 001 is equipped with two rear panel output (BNC) connectors labeled ANALOG OUTPUT 1 and ANALOG OUTPUT 2. Analog Output 1 is connected with the left-hand (amplitude) panel meter and Analog Output 2 is connected with the right-hand panel meter. The dc voltages at the analog outputs correspond with the respective panel meter readings as outlined in Paragraph 3-37.

**3-71. Options 002 and 003.**

*NOTE*

*The 3575A Options 002 and 003 are identical except that Option 003 instruments use high-true logic for the BCD outputs. In all other respects, the following information for Option 002 instruments also applies to Option 003*

3-72. The 3575A Option 002 is a fully programmable instrument with dual BCD outputs and a complete remote control capability. Like the Option 001, the 3575A Option 002 is equipped with dual panel meters for simultaneous amplitude and phase presentations. Dual analog outputs are provided along with the BCD outputs to make the instrument compatible with various types of control systems and recording devices.

**3-73. Remote Logic.** The 3575A Option 002 uses ground true logic for the BCD outputs and remote control lines. Logic levels for the BCD outputs are as follows: \*

- True (1) = 0 V to +0.4 V, 12 mA maximum
- False (0) = +2.4 V to +5 V, 0.4 mA maximum

Logic levels for the remote control lines are as follows:

- True (1) = ground or -0.5 V to +0.4 V, 1.6 mA maximum
- False (0) = open or +2.4 V to +5 V (5.6 K pullup resistance)

\* Option 003 instruments use high-true logic for BCD outputs.

**3-74. Remote Pin Connections.** Figure 3-9 illustrates the 3575A Option 002 Interface connector as viewed from the rear of the instrument. The connector diagram and the table within the figure provides complete programming information. A 50-pin mating connector (-hp- 1251-0086)\* and a 46-conductor cable are required for a complete remote programming capability (including remote control lines, BCD outputs, overload outputs, data flags, + 5 V and circuit ground).



*THE REMOTE INPUT AND OUTPUT LINES IN THE 3575A OPTION 002 ARE NOT ISOLATED. ALL INPUT AND OUTPUT LINES ARE REFERENCED TO CIRCUIT GROUND WHICH IS PERMANENTLY CONNECTED TO THE CHASSIS. THE CHASSIS CONNECTS TO EARTH GROUND THROUGH THE OFFSET PIN ON THE POWER-CORD CONNECTOR.*




Figure 3-9. Remote Pin Connections.

\* Cinch No. 57-30500-375  
 \*\* Option 003 instruments use high-true logic for BCD outputs.



3-75. Local Remote Control. Remote control operation is selected by applying a continuous ground (or -0.5 V to +0.4 V) to the Local Remote control line (J1 pin 50). When ground is applied to the Local/Remote line, the following things take place within the 3575A:

- a. The front panel controls (except LINE switch) are disabled.
- b. The remote control lines are enabled.
- c. The internal sampling in both panel meters is disabled (external triggering must be used).
- d. The external trigger and flag timing circuits are enabled.
- e. The "Remote" (REM) annunciators on the panel meters illuminate.

3-76. Remote Control Lines. In the remote control mode, the 3575A Option 002 will accept parallel binary instructions applied to the remote control lines. Since internal storage is not provided, the control lines must be held at ground (or -0.5 V to +0.4 V) by the external controller whenever a "true" condition is required. When remote operation is selected without inputs to the remote control lines, the lines are held in a "false" condition by the internal logic circuitry. With all control lines false, the control settings are programmed as follows:

AMPLITUDE B PHASE AMPLITUDE B  
Voltage Range ..... 2 mV to 20 V  
  (both channels)  
FREQUENCY RANGE ..... 1 - 1 K  
AMPLITUDE FUNCTION ..... B/A  
PHASE REFERENCE ..... A

3-77. BCD Outputs. The 3575A Option 002 is equipped with separate BCD outputs for the two panel meters. These outputs provide parallel BCD information that corresponds with the respective panel meter readings. The BCD outputs each consist of three 8-4-2-1 BCD-coded digits, a single-line overrange ("1") digit and a single-line polarity indicator. Unlike the remote control lines, the BCD outputs are always enabled and can be used in the local or remote control mode.

3-78. Overload Outputs. There are three overload indicator lines available at pins 32, 44 and 45 of the Interface connector. The A<sub>01</sub> line (J1 pin 44) goes low when channel A is overloaded and the B<sub>01</sub> (J1 pin 32) goes low when channel B is overloaded. The third line, labeled "overload" (J1 pin 45), goes low when either or both channels are overloaded. Since the overload outputs are not stored functions, they will automatically return to the "false" condition (+ 5 V) when the overload is removed.

3-79. External Triggering and Flag Timing Sequence. As previously indicated the internal sampling in both panel meters is disabled when ground is applied to the Local/Remote control line. This means that external triggering must be used to obtain successive meter readings or BCD outputs in the remote control mode.

3-80. In the 3575A Option 002, the external triggering circuit operates in conjunction with the flag timing circuit to allow adequate settling time, trigger the panel meters and provide a "data ready" flag to the external controller. The timing sequence is initiated by an external trigger pulse which is applied to the Remote Measure line (J1 pin 21). The duration of the timing sequence depends on the condition of the Trigger Mode line (J1 pin 33) which permits selection of two modes of operation: the Delayed Mode and Non-Delayed Mode.

**NOTE:**

*The Remote Measure command must be delayed for at least 0.5 ms following any change that affects the programmed state of the instrument.*

3-81. Delayed Mode. When the Trigger Mode line is held in a "false" condition (open or +2.4 V to +5 V), the timing sequence is as shown in Figure 3-10. In Figure 3-10, the Remote Measure line is pulled low at T<sub>0</sub> by the external controller. This initiates a variable delay period (determined by the Frequency Range setting) and sets the + and - Data Flags. At the end of the variable delay (T<sub>1</sub>), a 600 ms delay is initiated and, at the same time, a 600 ms trigger pulse is applied to the panel meters. At the end of the 600 ms delay (T<sub>2</sub>) both Data Flags are reset to indicate that data is ready.

3-82. The total time required to obtain a reading (T<sub>0</sub> to T<sub>2</sub>) is equal to 600 ms plus the variable delay period determined by the Frequency Range setting. The approximate *total* delay times on each frequency range are as follows:

Frequency Range	Total Delay
1 - 1 K	33 sec.
10 - 100 K	4 sec.
100 - 1 M	1.1 sec.
1 K - 13 M	0.66 sec.

3-83. The purpose of the variable delay in the timing sequence is to allow time for the instrument to stabilize before a reading is taken. Since the times allotted by the variable delay are maximum, the instrument will often stabilize before the end of the delay period. This depends on the change in input parameters or control settings prior to the Remote/Measure pulse. In some applications such as swept measurements where readings are taken after slight changes in input parameters, it may be desirable to speed up the measurement process by omitting the variable time delay. This can be accomplished by holding the Trigger




Figure 3-10. Flag Timing Delayed Mode.

Mode line in a "true" condition (gnd. or -0.5 V to +0.4 V). When the Trigger Mode line is grounded, the timing sequence is in the Non-Delayed Mode which operates as shown in Figure 3-11.

**3-84. Non-Delayed Mode.** In Figure 3-11, the Remote Measure line is pulled low at T<sub>0</sub> by the external controller. This immediately initiates the 600 ms delay, triggers the panel meters and sets the + and - Data Flags. At the end of the 600 ms delay (T<sub>1</sub>), the Data Flags are reset to indicate that a reading has been taken.

**3-85. Remote Measure Rate.** As indicated in preceding paragraphs, the time required to obtain a reading depends on the selected mode of operation. In the Delayed Mode, the time varies from 0.1 second to 33 seconds as a function of the Frequency Range setting. In the Non-Delayed Mode, the time is fixed at approximately 600 ms. In order to obtain successive readings at a fixed rate, the time between Remote Measure pulses must be greater than the total delay period. For example, in the Non-Delayed Mode the 600 ms delay period allows a maximum of 1.6 readings per second.




Figure 3-11. Flag Timing Non-Delayed Mode.

In the Delayed Mode, 0.66 sec. allows 1.5 readings per second, 1.1 sec. allows 54 readings per minute, 4 sec. allows 15 readings per minute and 33 seconds allows 1.8 readings per minute. In all cases, the Remote Measure pulse width must be greater than 1 ms and less than the total delay period.

**3-86. Optional Control Scheme.** For some applications, it is convenient to control the instrument from the front panel and, at the same time, use external triggering and the flag timing functions. To allow this, a jumper is provided on the Interface Assembly (A16B, Schematic No. 9). With the jumper connected between points 1 and 2 (normal), grounding the Local/Remote control line disables the front panel controls, enables the remote control lines and enables the external trigger and flag timing circuits. With the jumper connected between points 1 and 3, the front panel controls are enabled and the remote control lines are disabled regardless of the condition of the Local/Remote control line. The external triggering and flag timing functions can then be used along with the front panel controls by grounding the Local/Remote control line.

**3-87. USING A PRINTER.**

3-88. The 3575A Option 002 output lines are compatible with -hp- Digital Recorder Models 5050B and 5055A. These printers can be connected directly to the 3575A Interface connector using the -hp- 562A-16C printer cable. Complete interfacing data is presented in Section II, Paragraph 2-29.

**3-89. Triggering.**

3-90. When using a printer, it is necessary to supply a ground-true (>1 ms) Remote Measure command to the 3575A each time a printout is required (see Paragraphs 2-30 and 3-80). The Remote Measure command sets the Data Flags and initiates the timing cycle within the 3575A. The printer receives a "print" command when the Data Flags are reset at the end of the timing cycle. Unless special arrangements have been made to ground the Trigger Mode line, the 3575A will remain in the Delayed mode and the "print" command will be transmitted at the end of the delay period. The delay period varies from approximately 33 seconds to 0.66 second as a function of the Frequency Range setting. If the Trigger Mode line is grounded, the "print" command will be transmitted approximately 600 ms after the leading edge of the Remote Measure pulse.

**3-91. Printout.**

3-92. The -hp- Models 5050B and 5055A Digital Recorders provide a ten-column printout. The printer columns are numbered from right to left and the 3575A output data is printed as follows:

**3-93. Right-Hand Panel Meter.** The “units”, “tens” and “hundreds” digits for the right-hand (phase) panel meter are printed in columns 1, 2 and 3, respectively. The overrange (“1”) digit, polarity sign (“±”) and B overload (B<sub>OL</sub>) outputs are printed in decimal-coded form in column 4. The coding for column 4 is listed in Table 3-4.

**Table 3-4. Printer Column 4 Coding.**

Column 4 Printout	“1” Overrange	“±” Polarity	B Overload
0	0	-	No
1	1	-	No
2	0	+	No
3	1	+	No
4	0	-	Yes
5	1	-	Yes
6	0	+	Yes
7	1	+	Yes

**3-94. Unused Columns.** When a printer is connected directly to the 3575A using the -hp- 562A-16C printer cable, the eight lines that control printer columns 5 and 6 are held at +5 Vdc (false) by pullups within the 3575A. For this reason, columns 5 and 6 should always be zero.

**3-95. Left-Hand Panel Meter.** The “units”, “tens” and “hundreds” digits for the left-hand panel meter are printed in columns 7, 8 and 9 respectively. The overrange (“1”) digit, polarity sign (“±”), A overload (A<sub>OL</sub>) and “overload” (A OR B) outputs are printed in decimal-coded form in column 10. The coding for column 10 is listed in Table 3-5.

**Table 3-5. Printer Column 10 Coding.**

Column 10 Printout**	“1” Overrange	“±” Polarity	A Overload	A OR B Overload
0	0	-	No	No
1	1	-	No	No
2	0	+	No	No
3	1	+	No	No
8	0	-	No	Yes
9	1	-	No	Yes
+	0	+	No	Yes
-	1	+	No	Yes
V	0	-	Yes	Yes
A	1	-	Yes	Yes
Ω	0	+	Yes	Yes
*	1	+	Yes	Yes

\*\* Digits 4, 5, 6 and 7 represent illegal states.

## SECTION IV THEORY OF OPERATION

### 4.1. INTRODUCTION.

4-2. The Hewlett-Packard Model 3575A Gain-Phase Meter is a compact, wide-range instrument which measures the amplitude and phase relationships between two input signals. The major features of the instrument include 1 Hz to 13 MHz frequency response (four ranges), 80 dB dynamic range, digital readout plus a highly effective detection scheme which ensures accurate phase measurements in the presence of noise and distortion.

4-3. The 3575A is equipped with a front panel Display switch which permits selection of amplitude or phase presentation. In the Amplitude Display mode, any one of three amplitude functions can be selected. These amplitude functions are Log A, Log B and Log B/A. When Log A or Log B is selected, the instrument measures the logarithmic amplitude of the corresponding input signal in dBV (1 V rms = 0 dBV). Input levels from -74.0 dBV (0.2 mV rms) to +26.0 dBV (20 V rms) can be measured with 0.1 dBV resolution in two voltage ranges. When Log B/A is selected, the 3575A measures the relative amplitude of the two input signals in dB. The relative measurement

range is from -100.0 dB to +100.0 dB with 0.1 dB resolution.

4-4. In the Phase Display mode, the 3575A measures the phase difference between two input signals. Phase differences from -180 degrees to +180 degrees ( $\pm 12$  degrees overrange) can be measured with high accuracy and 0.1 degree resolution over the entire frequency spectrum. Due to the wide operating range of the instrument, phase measurements can be made between two signals that differ in amplitude by as much as 100 dB. The 3575A employs a sophisticated phase measuring technique which minimizes the effects of noise and distortion and completely eliminates ambiguous readings and 180 degree errors.

### 4.5. SIMPLIFIED BLOCK DIAGRAM DESCRIPTION.

4-6. Refer to the Simplified Block Diagram (Figure 4-1) for the following discussion.

4-7. The 3575A consists basically of two Input Channels, a Phase Detector, Function Switching, Phase Control Logic, an Output Filter and a Digital Panel Meter. The Input




Figure 4-1. Simplified Block Diagram.

Channels condition the input signals, furnish square-wave outputs that are used for phase measurements and produce logarithmic outputs that are used for amplitude measurements. The logarithmic outputs are applied directly to the Function Switching circuits where they are individually selected (Log A or Log B) or summed (Log B/A) and applied to the Output Filter and Panel Meter in the Amplitude Display mode. The square-wave outputs are used to control J-K flip-flops in the Phase Detector which provides a dc output voltage proportional to the phase difference between the two input signals. This dc output is coupled through the Function Switching circuits and Output Filter to the Panel Meter and Phase Control Logic in the Phase Display mode. The Phase Control Logic senses the magnitude and polarity of the phase output voltage and, in turn, applies dc offsets to the Phase Detector to maintain a correct phase reading. The Digital Panel Meter is a dc digital voltmeter which converts the analog amplitude or phase information to a 3 1/2 digit 7 segment bar matrix.

#### 4-8. FUNCTIONAL DESCRIPTION.

##### 4-9. Input Channels.

4-10. Refer to the Functional Block Diagram (Figure 7-1). Since the two input channels are identical, the following discussion applies to both channels.

4-11. Each Input Channel is comprised of an Input Attenuator, a Preamplifier, a Log Amplifier, a Synchronous Rectifier and a Level Translator. The Input Attenuator is controlled by the front panel voltage range switch and provides either 0 dB (0.2 mV to 2 V range) or 20 dB (2 mV to 20 V range) of attenuation. The Preamplifier provides Unity gain and impedance conversion between the Input Attenuator and the input of the Log Amplifier. The Log Amplifier converts the input level to a logarithmic value, supplies a limited signal to the Level Translator and furnishes a logarithmic output which is applied to the Synchronous Rectifier. The Level Translator conditions the applied signal and produces two square-wave outputs that are equal in amplitude and 180 degrees out of phase. These square-wave outputs (designated A, A', B and B') are applied directly to the Phase Detector circuitry. The logarithmic output from the Log Amplifier is full-wave rectified in the Synchronous Rectifier and is applied to the Function Switching Assembly (A8) for use in the Amplitude Display mode.

4-12. **Input Attenuator (A1/A2 R5, R6 Schematic No. 1).** Refer to Figure 7-1 and Schematic No. 1 for the following discussion.

4-13. The Input Attenuator serves as an input voltage divider and coupling network between the input connector and the input of the Preamplifier. With the front panel range switch set to the 0.2 mV to 2 V position, relay K1 is energized, K2 is deenergized and the input signal is coupled directly through C1 to the Preamplifier. When the 2 mV to 20 V range is selected, K1 is deenergized, K2 is energized and the input signal is attenuated by 20 dB by the 10:1

divider network consisting of R5, R6 and associated circuitry. The attenuator flatness and input shunt capacitance (< 30 pF) is maintained by compensating capacitors C2 and C3. The circuit configuration and capacitor values are such that the input capacitance remains constant regardless of the voltage range setting. Potentiometers A1R4 and A2R4 are adjusted for minimum phase shift between channels at 13 MHz and have little effect at lower frequencies.

4-14. **Preamplifier (A1/A2 Q3 through Q7 Schematic No. 1).** The Preamplifier is a low noise, high input impedance amplifier circuit which provides impedance conversion between the Input Attenuator and the input of the Log Amplifier. The Preamplifier is comprised of an input amplifier stage (Q3), a differential driver stage (Q4, Q5), a complementary-symmetry output stage (Q6, Q7) and an integrator (IC1). The input amplifier is a low noise field-effect transistor which, having a high input impedance, insures a minimum loading effect on the input signal. The input circuit is protected against overloads by limiting resistor R38. The complementary-symmetry output stage provides a low output impedance and supplies the power required to drive the following Log Amplifier stages. Overall gain, stability and linearity is maintained by negative feedback from the junction of R19 and R20 through the parallel network comprised of L1 and R22 to the source of FET Q3. Due to the parallel L/R network (L1, R22) in the feedback path, the gain of the preamplifier increases with frequency. At low frequencies, the reactance of L1 is very low, the feedback is nearly 100% and the Preamplifier gain is approximately 1. At high frequencies the reactance of L1 increases, the feedback decreases and the gain approaches 1.1. The reason for this is to compensate for high frequency roll-off in the Log Amplifier and associated circuitry. Added stability in the Preamplifier is provided by dc feedback from the junction of R19 and R20 through integrator IC1 and the Input Attenuator network to the gate of Q3. The purpose of this feedback is to maintain 0 Vdc at the output of the Preamplifier.

4-15. **Overload Detector (A1/A2 Q8 through Q10 Schematic No. 1).** The Preamplifier output signal at the junction of R22 and R39 is rectified by CR5, filtered by C14 and applied to the base of Q8. When the dc level at the base of Q8 becomes more positive than 2.6 Vdc (2.2 V rms input), Q8 conducts, Q9 cuts off and Q10 is forward biased through R26 and R27. Transistor Q10 drives the corresponding overload indicator ( $A_{OL}/B_{OL}$ ) on the Panel Meter.

4-16. **Log Amplifier (A3/A4 IC1 Schematic No. 1).** The Log Amplifier (IC1) is a hybrid circuit designed specifically for use in the Model 3575A. This circuit converts the input amplitude to a logarithmic value, furnishes a log output (IC1 pins 1, 5, and 9) for amplitude measurements and produces a limited output (IC1 pin 12) that is used for phase measurements. The major advantage of the Log Amplifier is that it produces usable outputs over a dynamic input range of 80 dB.

4-17. The output signal from the Preamplifier is applied to pins 20 and 22 of the Log Amplifier package. The input circuit in the Log Amplifier is protected by the diode-bridge limiting network comprised of A3CR1 through A3CR4. The dc operating point of the Log Amplifier is controlled by an external feedback loop between pins 14 and 21 of the package. The dc signal at pin 14 is filtered by a single-pole active network (A3IC2 and associated circuitry) and is fed back to pin 21. In order to obtain adequate filtering over the entire frequency spectrum, the filter response must be changed in accordance with the input frequency. This is accomplished by means of transistors A3Q1 through A3Q3 which are used to switch resistors A3R9, R11 and R13 in or out of the R/C filter network. The switching transistors are controlled by two lines, FR1 and FR2, from the front panel FREQUENCY RANGE switch. Note that the frequency range lines (FR1, FR2) are also applied to the bases of A3Q4, Q5 and Q6. These transistors are used to switch-in various values of capacitance (A3C7 through A3C9) at the limited output (pin 12) of the Log Amplifier. The purpose of this filtering is to minimize the high frequency noise coupled to the Level Translator and following Phase Detector circuitry.

**4-18. Level Translator (A3/A4 Q8, Q9 Schematic No. 1).** The limited output from pin 12 of the Log Amplifier is filtered and applied to the Level Translator circuit consisting of A3Q8 and A3Q9. The Level Translator is a differential amplifier which converts the level of the incoming signal to a level that is compatible with the emitter-coupled logic (ECL) used in the Phase Detector and associated circuitry. The resulting outputs are two square waves that are equal in amplitude and 180 degrees out of phase. The square-wave outputs from the Level Translator in each Input Channel are applied directly to the Phase Detector circuits which are discussed in Paragraph 4-21.

**4-19. Synchronous Rectifier and Summing Amplifier (A3/A4 IC4 through IC6 Schematic No. 1).** The log outputs from pins 1, 5 and 9 of the Log Amplifier are summed at the emitter of Q7. The logarithmic signal at the collector of Q7 is direct-coupled to two differential amplifiers. The differential amplifier in the upper portion of the schematic (IC4A) clips the applied signal and produces two square-wave outputs that are equal in amplitude and 180 degrees out of phase. The square waves remain at an essentially fixed amplitude over the entire dynamic range. The differential amplifier in the lower portion of the schematic (IC4B) produces two logarithmic outputs that are equal in amplitude and 180 degrees out of phase. All four of these preconditioned signals are applied to the Synchronous Rectifier, IC5. In the Synchronous Rectifier, the square-wave outputs from the limiting amplifier (IC4A) alternately gate-out positive going and negative going portions of the logarithmic signal from differential amplifier IC4B. This produces positive and negative full-wave rectified outputs which are filtered by C17 and C18 and combined in the Summing Amplifier (IC6) to produce a single dc output voltage that is logarithmically proportional to the amplitude of the input signal. This output is applied to the Panel Meter through the Function

Switching Assembly (A8) and Output Filter (A9) in the Amplitude Display mode.

4-20. There are four adjustments in the Synchronous Rectifier portion of the Log Converter Assembly. The bias adjustment, A3R18 (emitter of Q7), is adjusted for 0 Vdc at the collector of Q7. Potentiometer A3R29 is used to balance the limiting amplifier (IC4A) to obtain optimum symmetry. Potentiometer R32 adjusts the gain of the Synchronous Rectifier (IC5) such that an amplitude change of 70 dB at the input produces a 70 dB change in the Log A (A3) or Log B (A4) amplitude reading. The log offset adjustment (R50) in the Summing Amplifier circuit is adjusted for a panel meter reading of +6 dBV with a 2 V rms signal applied to the input.

#### 4-21. Phase Detector (A5 Schematic No. 2).

4-22. Refer to the Functional Block Diagram (Figure 7-1) and Schematic No. 2 for the following discussion.

4-23. The square-wave outputs from the Level Translator in each input channel are applied to the Limiter circuit in the Phase Detector. The Limiter circuit is comprised of two differential amplifiers, IC1A and IC1C, which are connected in Schmitt Trigger configurations. These differential amplifiers detect the axis crossing points of the applied signals and produce square-wave outputs that are limited to approximately 1V p-p. The outputs of the Limiter are A which is in phase with the signal applied to channel A, B which is in phase with the signal applied to channel B and B' which is 180 degrees out of phase with the signal applied to channel B. Note that the B signal from IC1C is applied to a third differential amplifier, IC1B. The purpose of IC1B is to provide a gate delay equal to that of the A channel Exclusive OR gate (IC2C) so that both signals applied to the "Q" Phase Detector (IC2B) encounter one gate delay.

4-24. The A and B' outputs from the Limiter are applied to the A channel and B channel Exclusive OR gates (A5IC2C, IC2D). The purpose of the Exclusive OR gates is to provide inverted or non-inverted outputs in response to dc logic levels. Note that the signal from channel A is applied to one input of the A channel Exclusive OR gate while a logic level from the front panel PHASE REFERENCE switch is applied to the other input. Whenever *both* inputs are high (1) or low (0), the output is low. If only one input is high, the output is high. For example, with the PHASE REFERENCE switch in the "A" position, the logic input to the A channel Exclusive OR gate is high. The output of the gate is, therefore, low when the signal input is high making it 180 degrees out of phase with the signal input. With the PHASE REFERENCE switch in the "-A" position, the logic input is low and the output is in phase with the signal input. The B channel Exclusive OR gate operates in the same manner but is controlled by the logic output from the "Q" Phase Detector (Paragraph 4-30).

4-25. The outputs of the A channel and B channel Exclusive OR gates are applied directly to two OR/NOR

gates (A51C3A, IC3B). Each OR/NOR gate splits the phase of the incoming signal and provides two outputs that are equal in amplitude and 180 degrees out of phase. These outputs are used to trigger the two J-K flip flops (IC7A, IC7B) that serve as phase detectors and are also applied to the Error Correction Circuits (IC4 through IC6) which are discussed in Paragraph 4-55. The upper J-K flip flop, IC7A, is "set" by a positive transition on A at the "J" input and "reset" by a positive transition on B' (same as a negative transition on B) at the "K" input. The lower J-K flip flop, IC7B, is "set" by a positive transition A' (same as a negative transition on A) at the "J" input and "reset" by a positive transition on B at the "K" input. The outputs of the two flip flops, designated P1, P1', P2 and P2', respectively, are applied to differential amplifiers IC8B and IC8A. The differential amplifiers gate on and gate off two constant current sources (also designated P1 and P2) which supply current to the following Buffer/Integrator stage (IC9). The Buffer/Integrator serves as an impedance converter, an inverter and a high frequency integrator (note that A5C1 is only 0.1  $\mu$ F). The average value of the pulse train at the output of the Buffer/Integrator is proportional to the phase difference between the two input signals, A and B.

4-26. When gated on, the Current Sources, P1 and P2, each supply 1 mA to the Buffer/Integrator. Due to the 1804 ohm feedback resistance (A5R33) of the Buffer/Integrator, a 1 mA input current produces an output of

- 1.8 volts. With both current sources on, the sum of the input currents is 2 mA and the resulting output is -3.6 volts.

4-27. Figure 4-2 shows the two limited input signals (A and B), the outputs of the two J-K flip flops (P1 and P2) and the resulting pulse train ( $\emptyset$ ) at the output of the Buffer/Integrator. In Figure 4-2, the phase difference between A and B is +60 degrees (B leads A) and the average value of the pulse train at the output of the Buffer/Integrator is -1.2 volts.

4-28. Figure 4-3 shows the Phase Detector output voltage (integrated) vs. phase from -90 degrees to +90 degrees. Note that the Phase Detector output alone does not provide a valid phase reading. For example, with an applied phase difference of +60 degrees, the Phase Detector output is




Figure 4-2. Phase Difference + 60 Degrees.




Figure 4-3. Phase Detector Output.

- 1.2 V which, if applied to the Panel Meter, would produce a phase reading of -120 degrees. A correct phase reading can be obtained, however, by offsetting the Buffer/Integrator output by +1.8 Vdc. When required, dc offsets are provided by the X and Y Current Sinks at the input of the Buffer/Integrator. These Current Sinks are controlled by the Phase Control Logic (A11) which senses the Phase Detector output and, in turn, gates the Current Sinks on or off to maintain a correct phase reading. When only one of the Current Sinks is gated on, the resulting offset at the output of the Buffer/Integrator is +1.8 Vdc. When both Current Sinks are on, the offset is +3.6 Vdc. The Phase Detector output, when combined with the offsets introduced by the X and Y Current Sinks will yield a correct phase reading.

4-29. Before continuing with the overall phase measuring scheme, one important factor must be considered. As the input frequency increases or as the phase magnitude approaches 180 degrees, the time between the transitions


that trigger the J-K flip flops decreases until a point is reached where the transition regions overlap. In the case where A and B are 180 degrees out of phase, A goes high at the same time B goes low; thus, A and B' occur simultaneously. Since the P1 flip flop (IC7A) is "set" by A and "reset" by B', it could not respond properly. The same is true for the P2 flip flop since it is controlled by the other two transitions, A' and B. Due to the fixed response time of the J-K flip flops, they will respond to a maximum phase difference of 150 degrees at 10 MHz and approximately 175 degrees at 1 MHz. In order to accurately measure phase in this region, it is necessary to invert the signal on one channel so that the phase difference is within the operating range of the J-K flip flops. This is accomplished by means of the "Q" Phase Detector which senses the phase magnitude and inverts the output of the B channel Exclusive OR gate when the phase magnitude is greater than 90 degrees.

**4-30. "Q" Phase Detector (Schematic No's. 2, 3 and 4).**

4-31. Refer to the Functional Block Diagram (Figure 7-1) for the following discussion.

4-32. The "Q" Phase Detector is comprised of one Exclusive OR gate, a Differential Amplifier, a Constant Current Source and a Buffer/Integrator. The output of the Buffer/Integrator is filtered by the Phase Control Filter (A7) and applied to a Threshold Detector. The Threshold Detector provides a high (1) or low (0) output depending on the magnitude of the phase difference between the two input signals. When the phase magnitude is less than 90 degrees, the Threshold Detector output (designated "Q") is high; when the phase magnitude is greater than 90 degrees, the output is low. The "Q" output is applied to the B channel Exclusive OR gate where it is used to invert the Exclusive OR output when the phase magnitude is greater than 90 degrees. The "Q" output is also applied to the Phase Control Logic to enable logic circuits that control the X and Y current sinks.

4-33. The two signals applied to the Exclusive OR gate in the "Q" Phase Detector are A' and B<sub>d</sub>'. The output of the Exclusive OR gate (designated P3) is high (1) when A' and B<sub>d</sub>' are in opposite states (one high, one low) and low (0) when they are in identical states (both high, both low). The width of the output pulses, therefore, represents the magnitude of the phase difference between the two signals. The Exclusive OR output is applied to a Differential Amplifier which provides the voltage swing required to gate on and gate off the Constant Current Source. The pulsating dc from the Constant Current Source is applied to the Buffer/Integrator which, like the Buffer/Integrator in the Phase Detector, serves as an impedance converter, an inverter and high frequency integrator. The output of the Buffer/Integrator is applied to the Phase Control Filter which detects the average value of the pulse train and provides a dc output voltage proportional to phase magnitude. Figure 4-4 is a graph showing the voltage level vs. phase at the output of the Phase Control Filter. This voltage is applied to a Threshold Detector (A11IC9) which




**Figure 4-4. Phase Control Filter Output.**

provides a logical "1" output when the phase magnitude is less than 90 degrees and a "0" output when the phase magnitude is greater than 90 degrees.

**4-34. Phase Control Filter (A7 Schematic No. 4).** The Phase Control Filter is a 4-pole low-pass filter network that is controlled by the front panel FREQUENCY RANGE switch. The purpose of the filter is to integrate the pulsating dc output from the "Q" Phase Detector and control the transient response time of the phase control circuits.

4-35. The basic filter configuration is shown in Figure 4-5. The filter is comprised of two active sections (IC1, IC2) and an impedance converter (IC3). Each of the two sections contains an operational amplifier which serves as a voltage-controlled voltage source. Filter response is determined by the R/C elements in the input and feedback networks of the operational amplifiers. The resistive elements remain constant while the appropriate values of capacitance are selected by means of FET switches, A7Q1 through A7Q12. The FET switches are controlled by three lines (F, M and S) which, in conjunction with switching transistors A7Q13 through A7Q15, are controlled by two lines (FR1 and FR2) from the front panel FREQUENCY RANGE switch. Table 4-1 is a truth table which indicates the conditions of the FR1 and FR2 control lines, the F, M and S control lines



**Figure 4-5. Basic Filter Configuration.**



Table 4-1. Filter Control Logic.

Range	FR1	FR2	F	M	S	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10	Q11	Q12
1 - 1 K	0	0	0	0	1	0	0	0	1	0	1	1	0	1	0	0	0
10 - 100 K	0	1	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0
100 - 1 M	1	0	1	0	0	1	0	1	0	0	0	0	0	0	1	0	1
1 K - 13 M	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			0 = -4.7 V 1 = +5 V			0 = -12 V 1 = +5 V			1 = Conducting 0 = Cut Off								

and the various FET switches on each of the four frequency range settings. Note that the F, M and S control lines are also applied to the Output Filter(s) (A9/A10) through A7 pins W, X and V.

**4-36. Operational Review.** As indicated in Paragraph 4-29, the flip flops in the Phase Detector cannot respond properly when the phase magnitude approaches 180 degrees. The inoperative region is avoided, however, by inverting the signal from channel B when the phase magnitude is greater than 90 degrees. This is accomplished by means of the "Q" Phase Detector which controls the phase of the signal at the output of the B channel Exclusive OR gate. When the phase magnitude is less than 90 degrees, Q is in a high (1) state. When Q is high, the output of the B channel Exclusive OR gate is 180 degrees out of phase with the input (B') and is in phase with the signal applied to channel B. When the phase magnitude is greater than 90 degrees, Q goes low (0) and the output of the B channel Exclusive OR gate is inverted. The phase difference applied to the J-K flip flops is, therefore, always within the range of -90 degrees to +90 degrees. The Phase Detector output, along with Q from the "Q" Phase Detector, is applied to

the Phase Control Logic which, in response to these inputs, gates the X and Y Current Sinks on or off to produce a correct phase reading.

**4-37. Phase Control Logic (A11 Schematic No. 3).**

4-38. Refer to the Phase Control Logic Functional Block Diagram (Figure 4-6) for the following discussion.

4-39. With the front panel DISPLAY switch in the PHASE position, the integrated output from the Phase Detectors is filtered (Output Filter Assy., A9) and applied to the Panel Meter and the Phase Control Logic (PCL). This voltage ranges from approximately -1.92 Vdc to +1.92 Vdc depending on the phase magnitude, phase polarity and the condition of the X and Y current sinks. The only other input to the Phase Control Logic is Q (from the "Q" Phase Detector) which indicates that the phase magnitude is less than or greater than 90 degrees. The "Q" input is initially inverted by IC4A to obtain Q' which is high (1) when the phase magnitude is greater than 90 degrees and low (0) when the phase magnitude is less than 90 degrees.




Figure 4-6. Phase Control Logic Functional Block Diagram.

4-40. The filtered dc output voltage from the Phase Detectors is applied directly to three threshold detectors, IC6 through IC8. The outputs of these three threshold detectors, designated M', T' and P' are listed and defined in Table 4-2. These threshold detector outputs are used to control two Set Reset flip flops which serve as storage elements. The outputs of the two storage elements (designated M<sub>S</sub>, M<sub>S</sub>', P<sub>S</sub> and P<sub>S</sub>') along with T' and Q' are further used to control the X and Y current sinks.

Table 4-2. Threshold Detector Outputs.

Threshold Outputs	Definition
M'	Goes high (1) when phase output voltage becomes more negative than -1.92 Vdc; goes low (0) as phase output voltage becomes more positive than -1.7 Vdc*.
T'	Goes high when phase output voltage becomes more negative than -0.4 Vdc; goes low as phase output voltage becomes more positive than -0.2 Vdc*.
P'	Goes low when phase output voltage becomes more positive than +1.92 Vdc; goes high when phase output voltage becomes more negative than +1.7 Vdc*.

\* In each case, the positive and negative thresholds differ by approximately 0.2 Vdc due to hysteresis.

4-41. Before proceeding with the functional description, it would be well to review the operation of NAND gates and NOR gates which are used extensively in the Phase Control Logic circuitry. These gates are shown in Figure 4-7 along with their respective truth tables.

4-42. In most cases, it is easier to understand logic if it is expressed in terms of AND/OR functions rather than NAND/NOR functions. For example, the X current sink

(Figure 4-6) is gated on when the output of IC5C (X') is low. This is controlled by the logic equation  $X' = Q + M_S + T \cdot P_S'$ . Since the X current sink is gated on when  $X' = 0$ , it can be inversely stated that the X current sink is gated on when  $X = 1$ ; where:  $X = Q + M_S + T \cdot P_S'$ . The X current sink is then gated on when  $Q = 1$  OR when  $M_S = 1$  OR when  $T \text{ AND } P_S' = 1$ . Likewise, the Y current sink is gated on when the output of IC5B (Y') is low; where:  $Y' = M_S + Q' \cdot T \cdot P_S'$ . Inversely,  $Y = M_S + Q' \cdot T \cdot P_S'$  and the Y current sink is gated on when  $M_S = 1$  OR when  $Q' \text{ AND } T \text{ AND } P_S' = 1$ .

4-43. When the phase magnitude is less than 90 degrees, the "M" and "P" storage elements are held in the reset condition by Q' which is in a low state. With both flip flops in the reset condition,  $M_S = 0$ ,  $M_S' = 1$ ,  $P_S = 0$  and  $P_S' = 1$ . Since the Q' input to NAND gate IC2C is low, the output of this gate is high. This causes the output of NOR gate IC5C (X') to go low and the X current sink to conduct. Whenever Q' is low, the output of NAND gate IC3D is high and the output of NOR gate IC5A is low. Since M<sub>S</sub> and the output of IC5A are both low, the output of IC5B (Y') is high causing the Y current sink to cut off. Thus, when the phase magnitude is less than 90 degrees ( $Q = 1$ ), the X current sink is on and the Y current sink is off.

4-44. With the phase difference of +120 degrees applied to the inputs, Q goes low, B channel is inverted, and the phase difference applied to the Phase Detectors is -60 degrees. In this case, both current sinks are initially turned off and the output of the Phase Detectors drops toward -2.4 Vdc. This condition is sensed by the "M" threshold detector causing M' to go high. Since M' and Q' are both high, a set command is applied to the "M" storage element causing M<sub>S</sub> to go high. When M<sub>S</sub> = 1, both current sinks are gated on and the phase detector output is offset by +3.6 Vdc (-2.4 V + 3.6 V = +1.2 Vdc). During the transition, the phase output voltage becomes more positive than -1.6 Vdc, M' goes low and M<sub>S</sub> is retained by the "M" storage element. As the voltage rises above -0.2 Vdc, however, T' goes low, T goes high and the "M" storage element is reset. The X current sink remains on because T' and P<sub>S</sub> are both low causing the output of IC5D to go high and the output of IC5C (X') to go low. The Y current sink remains on because Q' and P<sub>S</sub>' are both high causing the output of IC3D to go low which, along with T', causes the output of IC5A to go high and the output of IC5B (Y') to go low. A correct phase reading of +120 degrees (+1.2 Vdc) is, therefore, maintained by the X and Y current sinks. The Phase Control Logic operates in the same manner for all positive phase differences greater than +90 degrees and less than +192 degrees.

4-45. If the phase reading exceeds +192 degrees (+1.92 Vdc), the output of the "P" threshold detector goes low ( $P = 1$ ,  $Q' = 1$ ) and a set command is applied to the "P" storage element. This causes both current sinks to cut-off and the phase reading becomes -168 degrees (-1.68 Vdc). As the phase output voltage crosses through -0.4 Vdc in a negative direction, the "P" storage element is reset by T'




Figure 4-7. Logic Gates.

which goes to a high (1) state. The X current sink remains off because  $Q'$ ,  $T'$  and  $M_S'$  are all high. The Y current sink remains off because  $M_S = 0$  and  $T' = 1$ .

4-46. With a phase difference of  $-120$  degrees applied to the inputs, Q goes low, B channel is inverted and the phase difference applied to the phase detectors is  $+60$  degrees. The resulting phase detector output is  $-1.2$  Vdc. In this case, the X current sink is cut off because  $Q' = 1$  ( $Q = 0$ ),  $M_S = 0$  and  $T' = 1$  ( $T = 0$ ). The Y current sink is cut off because  $M_S = 0$  and  $T' = 1$  ( $T = 0$ ). The result is a correct phase reading with no offsets required. The Phase Control Logic operates in the same manner for all negative phase differences greater than  $-90$  degrees and less than  $-192$  degrees.

4-47. If the phase reading exceeds  $-192$  degrees ( $-1.92$  Vdc),  $M'$  goes high and a set command is applied to the "M" storage element. Both current sinks are then gated on (as outlined in Paragraph 4-44) and the phase reading changes from  $-192$  degrees to  $+168$  degrees. This is similar to the  $+192$  degree condition where both current sinks are gated off and the reading is converted to  $-168$  degrees. Having the switching points at  $\pm 192$  degrees rather than  $\pm 180$  degrees provides a  $\pm 12$  degree overrange capability which prevents the Phase Feeding from oscillating between  $\pm 180$  degrees due to the overshoot in the Output Filter (A9 or A10).

#### 4-48. Effects of Harmonic Distortion on Phase.

4-49. In the 3575A, phase difference is measured between the axis crossing points of the two input signals. If an applied signal contains harmonics of the fundamental frequency, the axis crossing points will change depending on the magnitude, phase and order of the harmonics. Harmonics that are in phase with the fundamental frequency do not change the axis crossing points and, therefore, do not affect the accuracy of phase readings. Harmonics that are out of phase with the fundamental, however, do change the axis crossing points and, in some cases, produce errors in the phase reading.

4-50. Odd harmonics that are out of phase with the fundamental tend to produce a symmetrical waveform that is completely shifted in phase. This type of error is difficult to eliminate without the benefit of selective filtering. Since the 3575A is a broadband instrument, high levels of odd, out-of-phase harmonics can produce phase offsets. Figure 3-7 (Section III) is a graph which shows the worst-case error produced by odd, out-of-phase harmonics. The worst-case condition occurs when the harmonics are shifted  $90$  degrees with respect to the fundamental. As indicated in the graph, the error is relatively insignificant ( $0.57$  degrees) when the total odd harmonic distortion is more than  $40$  dB below the fundamental.

4-51. Even harmonics that are out of phase with the fundamental change the axis crossing points but, unlike odd harmonics, produce an unsymmetrical waveform. This makes it possible to cancel the effects of even harmonic

distortion in the 3575A by the use of two phase detectors which operate  $180$  degrees out of phase. This technique is illustrated in Figures 4-8 and 4-9. In Figure 4-8, the phase detector outputs, P1 and P2, are controlled by transitions that occur at the axis crossing points of the applied signals, A and B. The P1 phase detector is gated on by a positive transition on A and off by a negative transition on B; P2 is gated on by a negative transition on A and off by a positive transition on B. The phase detector outputs are summed (and inverted) to produce a single pulse train ( $\emptyset$ ) with an average value that is proportional to the phase difference between A and B. The two input signals in Figure 4-8 are in phase and the average value of the output pulse train is equal to the peak voltage introduced by P1 or P2 which, in this case, is  $-1.8$  V.

4-52. Figure 4-9 is identical to Figure 4-8 except the signal applied to channel B contains a  $10\%$  second harmonic that is out of phase with the fundamental. The combined average output of the two phase detectors is still equal to  $-1.8$  V because the distorted signal on B produces equal and opposite errors on P1 and P2 thereby cancelling the effects of the distortion.

#### 4-53. Error Correction Scheme.

4-54. The 3575A uses logic circuitry (A5IC4 through IC6, Schematic No. 2) in a unique error correction scheme to




Figure 4-8. A and B In Phase - No Distortion.

minimize the effects of noise on phase readings. The following paragraphs briefly describe how noise can introduce errors and how these errors are corrected.

4-55. Because the 3575A is a broadband, wide range instrument, it is capable of responding to high frequency noise that can "false trigger" the J-K flip flops in the Phase Detector. False triggering is where the J-K flip flops are improperly "set" or "reset" by noise transitions that occur near the axis crossing points of the applied signals. This is illustrated in Figures 4-10 and 4-11. Figure 4-10 shows the outputs of the two phase detectors P1 and P2 produced by noise-free signals, A and B. Figure 4-11 shows the same phase relationship as Figure 4-10 however the signal on channel A contains a number of positive and negative transitions produced by noise. The J-K flip flops respond to these transitions causing a very significant error (designated by shaded areas) in the phase reading. Note that P2 is initially set high by a negative noise transition on A (same as A') and is not reset until B goes high 250 degrees later. Also note that all four signals, A, B, P1 and P2 are high immediately following the noise pulses on the leading edge of A. During normal phase measurements these four signals should never be high at the same time. This condition is, therefore, an error state which can be defined by the logic equation  $A \cdot B \cdot P1 \cdot P2 = 1$  and further detected and corrected




Figure 4-9. Even Harmonics Cancelled.




Figure 4-10. A and B Clean - No Error.




Figure 4-11. Large Error Produced by Noise.

using logic circuitry. This method of error correction is used in the 3575A and is accomplished by means of logic circuitry (A5IC4 through IC6) on the Phase Detector Assembly. The four primary signals (A, B, P1 and P2) and their opposites (A', B', P1' and P2') are applied to the error correction circuits. The error correction circuits sense any of the eight error states listed in Table 4-3 and "set" or "reset" the appropriate flip flop to correct the error.

Table 4-3. Error Correction Equations.

No.	Equation	Function
1	$A \cdot B \cdot P1 \cdot P2$	Reset P 2 low
2	$A' \cdot B' \cdot P1 \cdot P2$	Reset P 1 low
3	$A \cdot B \cdot P1' \cdot P2'$	Set P 1 high
4	$A' \cdot B' \cdot P1' \cdot P2'$	Set P 2 high
5	$A' \cdot B \cdot P1' \cdot P2$	Reset P 2 low
6	$A \cdot B' \cdot P1 \cdot P2'$	Reset P 1 low
7	$A \cdot B' \cdot P1' \cdot P2$	Set P 1 high
8	$A' \cdot B \cdot P1 \cdot P2'$	Set P 2 high

4-56. Since error states must be present for a short time before they can be detected and corrected, they can still affect the accuracy of phase readings. Due to the error correction scheme, however, worst-case errors are limited to

a few degrees. This is a vast improvement over conventional phase meters that give totally erroneous readings in the presence of noise. For further information concerning the effects of noise on 3575A phase readings, refer to Paragraph 3-54.

#### 4-57. Function Switching Circuits (A8 Schematic No. 5).

4-58. The Function Switching Assembly (A8) is comprised of four individual sections. Each section performs a particular switching or logic function in response to the front panel control settings.

4-59. **Compensating Circuits (A8IC1, IC2, Q1 through Q6).** The logarithmic outputs from the Synchronous Rectifiers in channels A and B are applied to operational amplifiers A8IC2 and A8IC1, respectively. Note that the gain of these operational amplifiers is controlled by thermistors R56 and R57 in the feedback networks. The purpose of the thermistors is to change the gain of the operational amplifiers to compensate for slight gain variations that occur in the Log Amplifiers due to temperature. Under normal conditions, the gain of IC1 and IC2 is between 1 and 1.1.

4-60. Transistors Q1 through Q3 and Q4 through Q6 at the outputs of IC1 and IC2 are controlled by the corresponding voltage range switch on the front panel. When the channel B range switch is set to the 2 mV to 20 V position, Q1 and Q3 are conducting and Q2 is cut off. When conducting, Q1 supplies a 1 mA current which produces a 200 mVdc drop across R12. This offsets the Log B amplitude reading by +20 dB to compensate for the 20 dB signal attenuation introduced by the Input Attenuator. When the 0.2 mV to 2 V range is selected, Q1 and Q3 are cut off and Q2 is switched on. Since the Input Attenuator does not attenuate the signal on the lower range, an offset is not required. The purpose of Q2 is to attenuate the signal slightly to maintain equal loading on both ranges. Transistors Q4 through Q6 at the output of IC2 operate in the same manner to correct the Log A amplitude reading.

4-61. **Amplitude Summing and Function Switching Circuits (A8Q7 through Q14, IC3).** The outputs of A8IC1 and A8IC2 are applied directly to the function switching

circuits consisting of A8Q7 through A8Q14. This circuitry is controlled by two lines, A<sub>F</sub> (A8 pins 8 and J) and B<sub>F</sub> (A8 pin 9 and K) which are connected to the front panel AMPLITUDE FUNCTION switch through the Interface Substitution Board (A16A) or the Interface Board (A16B - Option 002, 003).

4-62. Table 4-4 is a truth table which indicates the condition of the A<sub>F</sub> and B<sub>F</sub> control lines and the resulting states of the various switching transistors for each of the three amplitude functions. When Log A or Log B is selected, the summing amplifier (IC3) is operated with one input referenced to circuit ground through A8R47 and junction FET Q14. Since R47 and feedback resistor R46 are of equal value, the closed-loop gain of the summing amplifier is two (from the + input, pin 3). When Log A is selected, the signal from IC2 is coupled through FET Q10 and R31 to pin 3 of IC3. When Log B is selected, the signal from IC1 is coupled through Q8 and R29 to pin 3 of IC3. Note that the signal at the junction of R29 and R31 is divided by two due to the series resistance to ground provided by R32. Since the gain of the summing amplifier is two, the amplitude of the output signal (IC3 pin 6) is equal to that of the Log A or Log B input from IC1 or IC2.

4-63. When Log B/A is selected, Q10 and Q14 are cut off and Q8 and Q11 are switched on. The Log A signal from IC2 is then applied to pin 2 of IC3 through Q11 and R47 and the Log B signal is applied to pin 3 of IC3 through Q8 and R29. This makes the output of IC3 equal to the difference between the Log A and Log B inputs e.g., Log B minus Log A = Log B/A.

4-64. **Display Switching (A8Q15 through Q18).** The display switching circuit consisting of A8Q15 through Q18 is controlled by a single line, C<sub>F</sub> (A8 pins 10 and L) which is connected to the front panel DISPLAY switch through the Interface Substitution Board, A16A. When AMPLITUDE display is selected, circuit ground is applied to the C<sub>F</sub> control line causing Q15 and Q16 to conduct and Q17 and Q18 to cut off. The signal at the output of summing amplifier IC3 is then coupled through Q16 and out A8 pin U to the Output Filter Assembly. When PHASE display is selected, +5 Vdc is applied to C<sub>F</sub>, Q15 and Q16 are cut off and Q17 and Q18 are switched on. The dc output from the Phase Detector is then coupled from A8 pin V through Q18 and out A8 pin U to the Output Filter.

Table 4-4. Amplitude Function Switching.

Amplitude Function	A <sub>F</sub>	B <sub>F</sub>	Q7	Q8	Q9	Q10	Q11	Q12	Q13	Q14	Q19
Log A	0	1	0	0	1	1	0	1	1	1	1
Log B	1	0	1	1	0	0	0	0	1	1	0
Log B/A	0	0	1	1	0	0	1	1	0	0	0

Control Lines:

1 = +5 Vdc  
0 = GND

Transistors:

1 = conducting  
0 = cut off

**4-65. Annunciator Logic (A8IC4 through IC6).** The fourth section of the Function Switching Assembly is the annunciator logic circuitry, A8IC4 through IC6. This circuit receives inputs from the  $A_F$ ,  $B_F$  and  $C_F$  control lines and two additional inputs from the overload detectors on the Preamplifier Assemblies, A1 and A2. The purpose of the annunciator logic is to control the overload indicators and the various function indicators that appear on the Panel Meter display.

**4-66. Output Filter (A9/A10 Schematic No. 6).**

4-67. The Output Filter is a 4-pole low pass filter network controlled by the front panel FREQUENCY RANGE switch. The purpose of the filter is to integrate the amplitude or phase information before it is applied to the Panel Meter and ANALOG OUTPUT. The filter response is controlled by three lines, F, M and S which come from the Phase Control Filter, A7. The Output Filter network is identical to the Phase Control Filter network which is discussed in Paragraph 4-34.

4-68. It should be noted that the standard Model 3575A which has a single panel meter requires only one Output Filter. This filter is designated A9. Instruments that are equipped with dual panel meters (Options 001-003) require a separate Output Filter for each panel meter and, therefore, contain both A9 and A10 which are identical. Since the dual panel meter options are field installable, the standard Model 3575A has a vacant board slot and connector to permit the addition of A10.

**4-69. Digital Panel Meter.**

4-70. Refer to the Panel Meter Block Diagram (Figures 4-12) and Schematic No. 7 for the following discussion.

4-71. The Digital Panel Meter is an analog-to-digital converter. It is a self-contained dc digital voltmeter which measures voltages between  $\pm 1.999$  V dc. The Panel Meter reading in dB, dBV or degrees corresponds with the applied dc voltage, (e.g. an input of -1.800 V dc will produce a reading of -180.0 degrees; an input of +200 mV dc will produce a reading of +20.0 degrees or +20.0 dBV). Analog input voltages greater than 1.999 V cause the display to blink, indicating overrange.

4-72. The five major sections of the Panel Meter are the Analog section, the Control Logic, the Counter, the Data Multiplexer and the Display. The analog input from the instrument is switched through a buffer amplifier to the Analog section where a balance disruption and restoration takes place in response to sequential instructions from the Control Logic. The Counter section maintains a count corresponding to the analog input voltage. The Data Multiplexer converts the count to 8-4-2-1 BCD information which is synchronized with the digit and polarity strobe and applied to the Display.

4-73. A measurement cycle consists of two intervals: one interval for the auto-zero and one for the digital conversion of the analog signal. The clock frequency is divided into two sampling intervals, totaling 6144 pulses and made up of 4096 pulses for the measure interval, and 2048 pulses for the auto-zero interval.

4-74. The auto-zero interval begins every measurement cycle by allowing the effects of temperature and drift to be impressed on the storage capacitor (C2). This stored voltage is introduced during the measure interval and counteracts the thermal offset, thus the drift of the Analog section is constantly monitored.




Figure 4-12. Panel Meter Block Diagram.

4-75. At the start of the measure interval, the input of the Analog section is switched to the analog voltage supplied by the instrument. The additional current disrupts the balance achieved in the auto-zero interval, driving the integrator output away from the auto-zero equilibrium voltage. The Comparator senses this deviation and transmits the information to the Control Logic, which then responds with the proper logic to reestablish the zero level. The time required for the Analog output to return to zero is accumulated in the Counter and corresponds to the analog input.

4-76. At the end of the measure interval, the count is transmitted to the Data Multiplexer where it is converted to 8-4-2-1 BCD information, synchronized with the digit and polarity strobe and applied to the Display. Polarity information is also transmitted via the BCD output. When the measure interval is complete and the digits displayed, a new measurement cycle begins.

4-77. The Digital Panel Meter is built around a  $3\frac{1}{2}$  digit analog to digital converter set, A22U1 and A22U2. A22U1 is an analog processor which contains a bipolar comparator, a bipolar integrating amplifier, two MOS-FET input unity gain amplifiers, several P-channel enhancement mode analog switches and the necessary level shifting drivers to allow the analog and digital processors to be directly interfaced. A22U2 is a synchronous digital processor that combines the counting, storage and data multiplexing functions with the random logic necessary to control the functions of the analog processor. The digital processor contains seventeen static latches for storing the  $3\frac{1}{2}$  digits of BCD data, overrange, underrange and polarity information. Nine push-pull output buffers provide the sign, digit strobe and multiplexed BCD data outputs. The Digital Panel Meter provides a full scale display for an analog input voltage of 1.999 V. This full scale of the Panel Meter is not to be confused with instrument full scale indications.

**4-78. Measurement Cycle.** The  $3\frac{1}{2}$  digit analog-to-digital converter set, A22U1 and A22U2, converts the analog input voltage to a corresponding 8-4-2-1 BCD output once each measurement cycle. Polarity, overrange and under-range information is also determined once each measurement cycle. The measurement cycle is controlled by the time base counter located in A22U2. The time base counter divides the clock frequency generated by A22U1 into sampling intervals of 6144 pulses which constitute one measurement cycle. Each measurement cycle consists of two-intervals an auto-zero interval and a measure interval. Of the 6144 pulse measurement cycle, 2048 pulses comprise the auto-zero interval and 4096 pulses comprise the measure interval.

**4-79. Auto-Zero Interval.** The purpose of the auto-zero interval is to establish an equilibrium voltage which represents the offset introduced by the drift of the analog section. Refer to Figure 4-12 and 4-13 for this discussion.

4-80. The auto-zero and measure intervals are controlled by the Measure/Zero logic (M/Z) originating from the time

base counter in A22U2. A low logic level on the M/Z line switches the input of the buffer amplifier to ground. When the M/Z logic, the Up/Down logic (U/D) and the comparator output are all low, the Override section provides a high output. This turns off A22Q2 and applies -12 V to the gate of A22Q1. A closed-loop system of integrator and auto-zero amplifier is formed by the operation of A22Q1. The delay interval, or override period, in initiating the closed-loop system, allows the integrator output to return to the equilibrium voltage of the previous measurement cycle.

4-81. The input of the auto-zero closed loop system is the summing node at the negative port of the integrator in A14U1. Three currents are summed at this node. The buffer amplifier in conjunction with A22R7 forms a voltage-to-current converter which supplies current to the integrator input summing node. Voltage-to-current conversion is also performed by the auto-zero amplifier in conjunction with A22R6 and the reference voltage in conjunction with A22R4 and A22R5. These are the other two currents summed at the summing node. Since the buffer amplifier input is grounded, the current supplied to the integrator summing node is minor. The auto-zero amplifier current and the reference current are the major currents flowing into the integrator summing node. The reference current is pulsed at a 50% duty cycle (4 clock cycles on and 4 clock cycles off) by the U/D logic generated in the control logic portion of A22U2. The output of the integrator in the closed-loop system seeks to attain an equilibrium voltage. Equilibrium occurs when the sum of the average currents at the integrator summing node equals zero. At equilibrium, the current through A22R6 will be constant and equal to half the reference current. These two currents oppose each other at the integrator summing node for a net result of zero.

4-82. The equilibrium voltage is stored on capacitor A22C3. This voltage is the dc offset introduced by the analog section. During the following measure interval, the equilibrium voltage stored on A22C3 is applied to the integrator summing node where it nullifies the offset.

**4-83. Measure Interval.** Refer to Figure 4-12 and 4-14 for this discussion. Following the 2048 pulse auto-zero interval, the M/Z logic goes high to begin the measure interval. The M/Z logic switches the buffer amplifier input from ground to the analog voltage supplied to the panel meter. It also opens the closed-loop system of integrator and auto-zero amplifier. The voltage-to-current converter comprised of the buffer amplifier and A22R7 supplies a current to the integrator summing node generated by the analog input voltage. This additional current flowing into the integrator summing node disrupts the balance achieved during the preceding auto-zero interval. The result is the integrator output is driven away from the equilibrium voltage maintained as a reference on A22C3. The greater the analog input voltage, the greater the integrator output deviates from the equilibrium voltage. A22CR1 in parallel with the integrator capacitor A22C2 protects the integrator against large positive analog input voltages.




Figure 4-13. Analog and Digital Timing.

4-84. The comparator of A22U1 is a differential amplifier which compares the integrator output to the equilibrium voltage stored on A22C3. The comparator transmits by logic levels to the control logic of A22U2, the state of the integrator output with respect to the equilibrium voltage. A high logic level indicates an integrator output greater than equilibrium; a low logic level indicates an integrator output

less than equilibrium. The control logic attempts to reestablish the system equilibrium by using one of two U/D logic duty cycles during the measure interval. The duty cycle used depends on the comparator output in the clock cycle preceding each duty cycle. Figure 4-13 shows the timing of these duty cycles and their effect on the integrator output.



4-85. Each duty cycle is comprised of eight clock cycles. Duty cycle A shown in Figure 4-13, consists of the U/D logic high one clock cycle and low seven clock cycles. As indicated in Figure 4-13, the U/D logic high drives the integrator output up and when low, it drives the integrator output down. Duty cycle A is used to drive the integrator output in a negative direction. Duty cycle B consists of seven clock cycles high and one clock cycle low. This duty cycle is used to drive the integrator output in a positive direction. The Control Logic of A22U2 samples the comparator output in the clock cycle preceding each duty cycle. A high comparator output indicates the integrator output is more positive than the equilibrium voltage. This indication dictates the use of duty cycle A which will drive the integrator output more negative in an attempt to reestablish the system equilibrium. A low comparator output dictates the use of duty cycle B to drive the integrator output more positive towards equilibrium.

4-86. Throughout the measure interval the Control logic utilizes U/D logic duty cycle A or B to reestablish the integrator output at equilibrium. The synchronous Up/Down  $3\frac{1}{2}$  Decade BCD Counter in A22U2 increments each clock cycle for a high state of the U/D logic or decrements each clock cycle when the U/D logic is low. The net result on the count stored in the BCD Counter is a decrease of six counts for a duty cycle A or an increase of six counts for a duty cycle B. Because of the number of clock cycles in the measure interval, the counter can accumulate a maximum of 3072 counts. A count of 2000 corresponds to a full scale analog input voltage. Therefore, the Digital Panel Meter can display accurately an analog input voltage 150% of full-scale. This full-scale is not to be confused with the instrument front panel full-scale. The number of counts accumulated by the counter is proportional to the input voltage. The larger the input voltage, the greater the count accumulated in the counter during the measure interval. For input voltages that are not overrange, the system equilibrium is reestablished before the end of the measure interval. The remainder of the measure interval is characterized by the counter increasing by six counts one duty cycle and decreasing by six counts the following duty cycle. This net count of zero occurs as the integrator output is maintained at equilibrium, that is, the average output equals the equilibrium voltage. At the end of the measure interval, the counter continues to count for a number of clock cycles in the auto-zero interval. This period is governed by the state of the M/Z, U/D and comparator output logic. When all three states are low, the counting stops. At this point the integrator output equals the equilibrium voltage. Therefore, this override period compensates for the voltage difference between the integrator output and the equilibrium voltage and its corresponding count at the end of the measure interval.

4-87. When the override is complete, the BCD counter of A22U2 is put on "hold." The contents of the counter are loaded into the static latches of A22U2 along with underrange information decoded from the counter contents. Underrange is 5% of full scale and corresponds to a count of 100 counts. Once the counter contents have been loaded into the static latches, the counter is cleared. The contents of the static latches are transmitted to the multiplexer where they are multiplexed to the push-pull Data Buffers in BCD format. This operation is synchronized by the 1 of 4 Decode with the Digit Buffers which provide a digit strobe. The Digit Buffers strobe the digits in a 1, 3, 2 and 4 sequence where digit 4 is the most significant digit. The digit strobe is performed by the Digit Buffers applying a high output to the terminal of A21U1 associated with the digit of interest. A21U1 provides inverters at each of the inputs and transmits a low through a base resistor, A21R8 thru R11. This low appears on the base of the transistor switch associated with the strobed digit. A low on the base of A21Q1 thru Q4 forward biases the transistor and applies the +5 V on the emitter to the associated digit in the display. This application of +5 V activates this digit of the display. Simultaneous with the activation of the digit, the BCD output from the Data Buffers is transmitted to the Decoder/Driver, A21U1, which converts the BCD information to a seven-segment code. This seven-segment code being synchronized with the strobed digit, is displayed.

4-88. The polarity of the analog input voltage is determined by the state of the U/D logic when the BCD Counter is reset to zero. This information is loaded into the static latch once each measurement cycle. The control logic strobbs the polarity sign by applying a high to the sign strobe terminal on A21U6. The sign strobe is performed once each measure interval. The polarity information located in the static latches is transmitted to the sign display.

**4-89. Polarity Sign Blanking.** If an analog input voltage is greater than a full-scale input of 1.999 V, the  $3\frac{1}{2}$  digit display will blink during the zero cycle of the counter. This blinking rate is equal to the sample rate. Although the display blinks for an analog input greater than full-scale of 1.999 V, an analog input voltage that is 150% of full-scale, or 2.999 V, is accurately displayed in the overrange blinking mode. Transistors A21Q5 and Q6 in conjunction with A21R12 and R13 provide a polarity sign blanking capability. When the instrument is operated in the DCA or DCV mode, a ground is supplied to the base of A21Q5. This ground forward biases A21Q5 and Q6 which supplies +5 V to the anodes of the polarity sign segments (A21U5 pin 1). If the instrument is in the OHMS or ACV mode, +5 V is applied to A21Q5. A21Q5 turns off and in turn reverse biases A21Q6. When A21Q6 is not conducting, +5 V is removed from the anodes of the polarity sign segments (A21U5 pin 1) blanking the polarity sign.

**4-90. Reference Supply.** The reference voltage is obtained by reducing the instrument's +12 V supply to a reference voltage of +6.2 V. Dropping resistor A22R7 reduces the supply voltage which is filtered by A22C3. A zener diode, A22CR2, is in parallel with C3 and clamps the reference voltage to +6.2 V. The reference voltage is supplied to A22U1 and is the source of the reference current supplied to the integrator summing mode.

**4-91. Trigger and Hold (Options 002, 003).** When a ground is applied to the LOCAL/REMOTE control line (P1, pin 50) the internal sampling in the Panel Meter is disabled. In this disabled or Hold condition, U1 pin 1 is held low and the M/Z high to low transitions on U1 pin 2 have no effect.

4-92. External triggering must be used to obtain successive meter readings or BCD outputs in the Hold condition. An external trigger pulse of greater than 1 ms applied to U1 pin 12 causes U2 pins 7 and 10 to be high. With pins 7 and 10 both high, pin 8 will go low. The corresponding low on pin 2 (CLR) causes pin 13 to go high which places a high on U1 pin 1 and the next low to high transition of the M/Z line allows the Panel Meter to take a reading. The high to low transition of the M/Z line, forces U2 pin 6 (CLR) low which again creates the Hold condition.

#### **4-93. Interface Assembly (A16B Schematic No. 9).**

4-94. The Interface Assembly (A16B) is installed in place of the Interface Substitution Assembly (A16A) in instruments equipped with the remote programming and dual panel meter options (Options 002, 003). The purpose of the Interface Assembly is to provide the decoding, timing and switching logic required for the BCD outputs and remote controlled functions.

**4-95. BCD Output Circuits.** The BCD output circuitry shown on the left-hand side of Schematic No. 9 (IC1 through IC12) receives measurement data from the two panel meters and converts this data into parallel BCD outputs that are available at the rear panel Interface connector. The circuit in the upper portion of the schematic (IC2 -IC4) converts the data from the right-hand (phase) panel meter, while the circuit in the lower portion of the schematic (IC5 -IC7) converts the data from the left-hand (amplitude) panel meter. Since the two BCD output circuits are identical, the following description of the "phase" circuit applies to both circuits.

4-96. The BCD output circuit is comprised of three decade counters (IC2--IC4), an overrange flip-flop (IC1A) and associated logic circuitry. To begin a measurement, the Reset line (XA16 pin 2) from the panel meter goes low and remains low for 33 ms. This resets the decade counters to 000 and clears the overrange flip-flop. When the Reset line goes high, a series of pulses from the Gated Clock output of the panel meter are fed into the decade counters. Since the number of pulses is equal to the panel meter reading, the accumulated count at the end of the measurement cycle provides the required output data. If the count is greater than 999, counter IC2 passes a "carry" pulse to the

overrange flip-flop which provides a single-line overrange indication. In 3575A Option 002, the high-true BCD outputs from the decade counters are applied to inverter gates (IC8, IC9) which provide low-true BCD outputs at the Interface connector. In Option 003 instruments, the inverter gates are replaced by non-inverting drivers which provide high-true BCD outputs at the Interface connector. Jumpers on the A16B board permit selection of high-true (P) or low-true (N) logic for the overrange and polarity output lines.

**4-97. Controller Section.** The controller section of the Interface Assembly is located in the upper right portion of Schematic No. 9. This section is comprised of two 4-bit multiplexers (IC13 and IC14) and a Local/Remote control circuit (IC17B, IC18B). Each multiplexer has eight inputs and four outputs. Four of the inputs to each multiplexer come from the front panel controls and four come from the rear panel Interface connector, J1. The output lines go to the Function Switching Assembly (A8), the Phase Control Filter (A7), the Log Converter (A3/A4) and the Input Attenuators (A1/A2) to control the instrument functions. The multiplexers operate like 4-pole, double-throw switches where the four output lines are connected to either the front panel controls (Local) or the remote control lines (Remote). Switching is accomplished by applying a logical "1" (+5 V) or "0" (0 V) to IC13, IC14 pin 9 which connects to the Local/Remote line through NAND gate IC17B. With no input to the Local/Remote line or when local control is programmed by an external controller, the line is held positive causing the output of IC17B to go low. This disables the remote inputs to IC13 and IC14 and enables the inputs from the front panel controls. When ground is applied to the Local/Remote line, the output of IC17B goes high and control is transferred to the remote control lines. The eight remote control lines use ground true logic and are normally held in a "0" (False) condition by the pull-up resistors within R5.

4-98. Note that the local/remote line from the output of IC17B is also connected to a buffer/inverter stage, IC18B. When ground is applied to the Local/Remote line (Remote Control), the output of IC18B goes low supplying a "hold" to the panel meters. In the panel meters, the "hold" command disables the internal sampling and thereby inhibits measurements. In order to obtain meter readings or BCD outputs, it is then necessary to use external triggering. External triggering is accomplished by grounding the Remote/Measure line (J1 pin 21) which controls the timing circuits discussed in the following paragraphs. In some cases, it is desirable to use external triggering and, at the same time, control the instrument from the front panel. To accomplish this, a jumper is provided at the output of IC17B. When the jumper is connected between terminals 1 and 3 (gnd), the front panel controls remain operative and the remote lines that control front panel functions are disabled.

**4-99. Timing Circuits.** In the Remote Control mode, it is necessary to trigger the panel meters by applying a momentary ground to the Remote Measure line each time a meter reading or BCD output is required. Grounding the Remote Measure line sets the data flag and initiates a variable time delay which, in turn, triggers the panel meters and initiates the measurement cycle.

4-100. The external trigger and flag timing circuit is shown in the lower right-hand portion of Schematic No. 9 and in the Timing Circuits Functional Block Diagram, Figure 4-14 Refer to Figure 4-14 for the following discussion.


4-101. The timing circuits are comprised of a Trigger Flip Flop, a Flag Flip Flop, a Variable Delay, a 40 ms Delay and associated logic circuitry. Before the timing circuits can operate, remote operation must be selected by grounding the Local/Remote line. This disables the internal sampling in the panel meters and enables the timing circuits. With the Local/Remote line grounded, it is further necessary to momentarily ground the Remote Measure line to initiate the timing sequence and trigger the panel meters. Grounding the Remote Measure line causes the output of IC16A to go high. This, in turn, initiates the Variable Time Delay and sets the Flag Flip Flop. Note that the two flip-flops are set and reset by a low (0) rather than a high (1). This is the reason for the inverter between the output of IC16A and the "set" side of the Flag Flip Flop. When a "set" command is applied to the Flag Flip Flop, the + Data Flag line goes low and the - Data Flag line goes high. Since the + Flag line ( $\bar{Q}$ ) is fed back to the input of IC16A, the output of IC16A remains high until the Flag Flip Flop is reset. The Variable Delay is initiated by a Logical 1 at the output of IC16A and controlled by the two frequency range lines, FR1 and FR2. Delay time is determined by the frequency range setting as indicated in Table 4-6. At the end of the delay period, the output of the Variable Delay circuit goes low applying a "set" command to the Trigger Flip-Flop. When "set", the  $\bar{Q}$  side of the Trigger Flip-Flop

**Table 4-6. Variable Time Delays.**

Frequency Range	Variable Delay
1 Hz - 1 kHz	33 sec.
10 Hz - 100 kHz	3.3 sec.
100 Hz - 1 MHz	0.42 sec.
1 kHz - 13 MHz	0.02 sec.

goes low to trigger the panel meters. When the panel meters are triggered, the (L) Flag input from Panel Meter 1 goes high and remains high during the 100 ms measurement period. When the measurement is complete, the Flag line goes low, initiating the 40 ms time delay. When the 40 ms delay has elapsed, the output of the delay circuit goes low, applying a "reset" command to both flip-flops. This causes the panel meter Trigger line and the + Data Flag line to go high and the - Data Flag line to go low. Resetting the data flags indicates to an external controller that data is ready at the BCD outputs.

4-102. The purpose of the Variable Delay in the timing circuit is to ensure that the instrument has been given sufficient settling time before the data flags are returned. Since the actual settling time of the instrument is often less than the time provided by the Variable Delay circuit, the user may find it convenient to bypass the Variable Delay. This can be accomplished by applying a continuous ground to the Trigger Mode line. Grounding the Trigger Mode line disables the Variable Delay circuit and enables IC17A. When a momentary ground is applied to the Remote Measure line, the output of IC16A goes high, the output of IC17A goes low and the two flip-flops are set simultaneously. At the end of the 140 ms measurement cycle, both flip-flops are reset, the Trigger line goes high and the data flags are returned to their original states.



**Figure 4-14. Timing Circuits Functional Block Diagram.**

and four outputs. Four of the inputs to each multiplexer come from the front panel controls and four come from the rear panel Interface connector, J1. The output lines go to the Function Switching Assembly (A8), the Phase Control Filter (A7), the Log Converter (A3/A4) and the Input Attenuators (A1/A2) to control the instrument functions. The multiplexers operate like 4-pole, double-throw switches where the four output lines are connected to either the front panel controls (Local) or the remote control lines (Remote). Switching is accomplished by applying a logical "1" (+5 V) or "0" (0 V) to IC13, IC14 pin 9 which connects to the Local/Remote line through NAND gate IC17B. With no input to the Local/Remote line or when local control is programmed by an external controller, the line is held positive causing the output of IC17B to go low. This disables the remote inputs to IC13 and IC14 and enables the inputs from the front panel controls. When ground is applied to the Local/Remote line, the output of IC17B goes high and control is transferred to the remote control lines. The eight remote control lines use ground true logic and are normally held in a "0" (False) condition by the pull-up resistors within R5.

4-101. Note that the local/remote line from the output of IC17B is also connected to a buffer/inverter stage, IC18B. When ground is applied to the Local/Remote line (Remote Control), the output of IC18B goes low supplying a "hold" to the panel meters. In the panel meters, the "hold" command disables the internal sampling and thereby inhibits measurements. In order to obtain meter readings or BCD outputs, it is then necessary to use external triggering. External triggering is accomplished by grounding the Remote/Measure line (J1 pin 21) which controls the timing circuits discussed in the following paragraphs. In some cases, it is desirable to use external triggering and, at the same time, control the instrument from the front panel. To accomplish this, a jumper is provided at the output of IC17B. When the jumper is connected between terminals 1

and 3 (gnd), the front panel controls remain operative and the remote lines that control front panel functions are disabled.

4-102. **Timing Circuits.** In the Remote Control mode, it is necessary to trigger the panel meters by applying a momentary ground to the Remote Measure line each time a meter reading or BCD output is required. Grounding the Remote Measure line sets the data flag and initiates a variable time delay which, in turn, triggers the panel meters and initiates the measurement cycle.

4-103. The external trigger and flag timing circuit is shown in the lower right-hand portion of Schematic No. 9 and in the Timing Circuits Functional Block Diagram, Figure 4-15. Refer to Figure 4-15 for the following discussion.

4-104. The timing circuits are comprised of a Trigger Flip Flop, a Flag Flip Flop, a Variable Delay, a 40 ms Delay and associated logic circuitry. Before the timing circuits can operate, remote operation must be selected by grounding the Local/Remote line. This disables the internal sampling in the panel meters and enables the timing circuits. With the Local/Remote line grounded, it is further necessary to momentarily ground the Remote Measure line to initiate the timing sequence and trigger the panel meters. Grounding the Remote Measure line causes the output of IC16A to go high. This, in turn, initiates the Variable Time Delay and sets the Flag Flip Flop. Note that the two flip flops are set and reset by a low (0) rather than a high (1). This is the reason for the inverter between the output of IC16A and the "set" side of the Flag Flip Flop. When a "set" command is applied to the Flag Flip Flop, the + Data Flag line goes low and the - Data Flag line goes high. Since the + Flag line ( $\bar{Q}$ ) is fed back to the input of IC16A, the output of IC16A remains high until the Flag Flip Flop is reset. The Variable Delay is initiated by a Logical 1 at the output of IC16A and controlled by the two frequency




Figure 4-15. Timing Circuits Functional Block Diagram.

range lines, FR1 and FR2. Delay time is determined by the frequency range setting as indicated in Table 4-6. At the end of the delay period, the output of the Variable Delay circuit goes low applying a "set" command to the Trigger Flip-Flop. When "set", the  $\bar{Q}$  side of the Trigger Flip-Flop goes low to trigger the panel meters. When the panel meters are triggered, the (L) Flag input from Panel Meter 1 goes high and remains high during the 100 ms measurement period. When the measurement is complete, the Flag line goes low, initiating the 40 ms time delay. When the 40 ms delay has elapsed, the output of the delay circuit goes low, applying a "reset" command to both flip-flops. This causes the panel meter Trigger line and the + Data Flag line to go high and the - Data Flag line to go low. Resetting the data flags indicates to an external controller that data is ready at the BCD outputs.

4-105. The purpose of the Variable Delay in the timing circuit is to ensure that the instrument has been given sufficient settling time before the data flags are returned. Since the actual settling time of the instrument is often less

**Table 4-6. Variable Time Delays.**

Frequency Range	Variable Delay
1 Hz - 1 kHz	3.3 sec.
10 Hz - 100 kHz	3.3 sec.
100 Hz - 1 MHz	0.42 sec.
1 kHz - 13 MHz	0.02 sec.

than the time provided by the Variable Delay circuit, the user may find it convenient to bypass the Variable Delay. This can be accomplished by applying a continuous ground to the Trigger Mode line. Grounding the Trigger Mode line disables the Variable Delay circuit and enables IC17A. When a momentary ground is applied to the Remote Measure line, the output of IC16A goes high, the output of IC17A goes low and the two flip-flops are set simultaneously. At the end of the 140 ms measurement cycle, both flip-flops are reset, the Trigger line goes high and the data flags are returned to their original states.

## SECTION V MAINTENANCE

### 5-1. INTRODUCTION.

5-2. This section contains complete maintenance information for the Model 3575A Gain-Phase Meter. Included are performance checks, adjustment procedures, troubleshooting techniques and instructions for the removal and replacement of various assemblies and components.

### 5-3. RECOMMENDED TEST EQUIPMENT.

5-4. The test equipment that is recommended for maintaining the Model 3575A is listed in Table 5-1. If the recommended model is not available, any instrument that has specifications equal to or better than the required specifications can be used.

**Table 5-1. Recommended Test Equipment.**

Instrument Type	Required Characteristics	Usage			Recommended Model
		Performance Checks	Adjustments	Trouble-Shooting	
DC Digital Voltmeter	Full Scale Ranges: 100 mV through 100 V Input Resistance: 10 Megohms Accuracy: 0.1% of reading	X	X	X	-hp- 3450B
Frequency Synthesizer (See Note 1)	Frequency Range: 1 Hz to 13 MHz Output Levels: + 19 dBm to + 26 dBm (50 ohms) Amplitude Accuracy: 1 Hz to 10 Hz: ± 0.6 dB 10 Hz to 13 MHz: ± 0.1 dB	X	X	X	-hp- 3320B
Variable Attenuator	Attenuation: 80 dB in 10 dB steps Frequency Range: 1 Hz to 13 MHz Accuracy: ± 0.3 dB (or of known accuracy) Impedance: 50 ohms	X	X		-hp- 355D
Power Amplifier	Voltage Gain: X10 (20 dB) Maximum Output: 20 V p-p Frequency Range: 1 Hz to 1 MHz Accuracy: 1 Hz to 100 kHz: ± 1% 100 kHz to 1 MHz: ± 5% (or of known accuracy)	X			-hp- 467A
Oscilloscope	Sensitivity: 0.005 V/cm to 10 V/cm Sweep: 0.05 μsec/cm to 0.1 sec/cm			X	-hp- 180C
Voltage Divider Probe (for oscilloscope)	Division: 10:1 Impedance: 10 Megohms, 10 pF			X	-hp- 10004A
DC Power Supply	Variable Range: -12 V dc to + 12 V dc			X	-hp- 467A
Variable Phase Generator (See Note 2)	Output Frequency: 1 kHz Output Level: 2 V rms Variable Phase Range: 0° to 360°			X	-hp- 203A
Power Splitter (See Figure 5-1)	Impedance: 50 ohms	X	X		See Figure 5-1
R/C Phase Shift Network (See Figure 5-4)	Phase Shift: 90 degrees Frequency Range: 100 Hz to 13 MHz	X			See Figure 5-4
Terminations	50-Ohm Feed-Thru (2 required)	X	X	X	-hp- 11048C
Cables	(1) 48" 50-Ohm Cable (BNC connectors) (2) 24" 50-Ohm Cables (BNC connectors) (1) 9" 50-Ohm Cable (BNC connectors)	X X X			-hp- 11170C -hp- 11170B -hp- 10502A
Connector	Male-to-Male	X			-hp-1250-0216
Adapters	(2) BNC to Binding Post Adapters (1) BNC "T" Connector	X X			-hp- 10110A
Resistor	R: fxd flm 1 Megohm ± 1% 1/2 W	X			-hp- Part No. 0757-0059

**NOTES:**

1. If a Frequency Synthesizer is not available, a Test Oscillator such as the -hp- Model 651B can be used on a limited basis.
2. A dc power supply with a variable range of -2 V dc to + 2 V dc (-hp- Model 467A) can be used in place of the Variable Phase Generator for troubleshooting.

**5-5. PERFORMANCE CHECKS.**

5-6. The following performance checks are in-cabinet procedures that can be used to verify that the Model 3575A meets the specifications listed in Table 1-1. These procedures can be used for incoming quality control inspection, to check specifications after a repair or for routine maintenance.

**5-7. Test Card.**

5-8. A Performance Check Test Card is provided at the end of this section for your convenience in recording the performance of the Model 3575A during performance checks. This card can be removed from the manual and used as a permanent record of the incoming inspection or of a routine performance check. The test card may be reproduced without written permission from Hewlett-Packard.

**5-9. Panel Meter Accuracy Check.**

5-10. The purpose of this check is to verify that the panel meter accuracy is within the  $\pm 3$  count ( $\pm 0.3$  dB,  $\pm 0.3$  deg.) tolerance listed in Table 1-1. If the panel meter fails to meet the required specifications, perform the Panel Meter Accuracy Adjustments (Paragraph 5-29) before proceeding with the other performance checks in this section.

**RECOMMENDED TEST EQUIPMENT:**

- DC Digital Voltmeter (-hp- Model 3450A)
- Frequency Synthesizer (-hp- Model 3320B)
- Variable Attenuator (-hp- Model 355D)
- (2) 50-Ohm Feed-Thru Terminations (-hp- Model 11048C)
- 50-Ohm Power Splitter (See Figure 5-1)

a. Connect test equipment as shown in Figure 5-2. Connect DC Digital Voltmeter to ANALOG OUTPUT 1.

b. Set the 3575A controls as follows:

DISPLAY\* ..... AMPLITUDE  
 AMPLITUDE FUNCTION ..... B/A  
 Voltage Range ..... 0.2 mV - 2 V  
 (both channels)  
 FREQUENCY RANGE .... 1 Hz - 1 kHz  
 PHASE REFERENCE ..... A

\* Options 001-003: Set AMPLITUDE B/PHASE switch to PHASE.

c. Set the Frequency Synthesizer amplitude to +25.05 dBm (2 V rms at outputs of Power Splitter) and frequency to 1 kHz.

d. Set the Variable Attenuator to 0 dB.

e. Allow 30 seconds for the readings to stabilize.

f. Observe the DC Digital Voltmeter reading and the B/A panel meter reading. The panel meter reading should be within  $\pm 3$  counts of the DVM reading e.g., the analog output voltage is 10 mV per dB. An output of +1 mV dc should, therefore, produce a panel meter reading of +00.1 dB  $\pm 0.3$  dB (3 counts).

g., Set the Variable Attenuator to 80 dB and allow 30 seconds for the readings to stabilize.

h. Observe the DVM reading and the B/A panel meter reading. The panel meter reading should be within  $\pm 3$  counts of the DVM reading e.g., if the DVM reading is -0.797 Vdc, the panel meter reading should be -79.7 dB  $\pm 0.3$  dB.




Figure 5-1. Power Splitter.




Figure 5-2. Amplitude and Phase Accuracy Checks.

i. Without disturbing the 3575A or test equipment control settings, reverse the input connections to the 3575A so the Variable Attenuator is connected to Channel A and the Power Splitter is connected to Channel B. Allow 30 seconds for the readings to stabilize.

j. Observe the DVM reading and the B/A panel meter reading. The panel meter reading should be within  $\pm 3$  counts of the DVM reading e.g., if the DVM reading is +0.802 Vdc, the panel meter reading should be +80.2 dB  $\pm 0.3$  dB.

k. Options 001–003: Perform the following additional steps to verify the accuracy of the right-hand (phase) panel meter.

l. Connect the DC Digital Voltmeter to ANALOG OUTPUT 2.

m. Set the Variable Attenuator to 0 dB and allow 30 seconds for the readings to stabilize.

n. Observe the DVM reading and the right-hand panel meter reading. The panel meter reading should be within  $\pm 3$  counts of the DVM reading.

o. Set the PHASE REFERENCE switch to the - A position and allow 30 seconds for the readings to stabilize.

p. Observe the DVM reading and the right-hand panel meter reading. The panel meter reading should be within  $\pm 3$  counts of the DVM reading.

### 5-11. Amplitude and Phase Accuracy Checks.

5-12. The purpose of these checks is to verify that the 3575A meets the amplitude and phase accuracy speci-

fications listed in Table 1-1. Read Section III, Paragraphs 3-13 to 3-16 before performing the following tests. If the 3575A fails to meet any of the required specifications, perform the adjustments outlined in Paragraphs 5-25 through 5-46.

#### NOTE

*The checks outlined in the following procedure will verify the 3575A phase accuracy at 0 degrees and 180 degrees at critical levels and frequencies throughout the operating range of the instrument. Satisfactory performance during these checks is reasonable verification that the phase detector circuits are operating properly. Marginal performance, however, may reflect a misadjustment or malfunction that could degrade the overall performance and produce readings that are out of tolerance at points other than 0 degrees and 180 degrees. If performance appears marginal or if further verification of phase accuracy is desired, "spot check" the 45 degree points and/or the 90 degree points using a precision phase generator or refer to the Supplemental Phase Accuracy Check outlined in Paragraph 5-17.*

#### RECOMMENDED TEST EQUIPMENT:

- Frequency Synthesizer (-hp- Model 3320B)
- Variable Attenuator (-hp- Model 355D)
- (2) 50-Ohm Feed-Thru Terminations (-hp- Model 11048C)
- 50-Ohm Power Splitter (See Figure 5-1)
- (1) 48" 50-Ohm Cable with BNC connectors (-hp- 11170C)
- (2) 24" 50-Ohm Cables with BNC connectors (-hp- 11170B)
- (1) 9" 50-Ohm Cable with BNC connectors (-hp- 10502A)



a. Connect test equipment as shown in Figure 5-2. Note that the cable lengths are critical and must be as specified in Figure 5-2.

b. Turn on all equipment and allow a warmup period of at least 1 hour before proceeding.

c. Set the 3575A controls as follows:

DISPLAY\* ..... AMPLITUDE  
 AMPLITUDE FUNCTION ..... B  
 Voltage Range ..... 0.2 mV - 2 V  
                                     (both channels)  
 FREQUENCY RANGE .... 1 Hz - 1 kHz  
 PHASE REFERENCE ..... A

\* Options 001 003: Set the AMPLITUDE B/PHASE switch to PHASE so that amplitude and phase can be observed simultaneously. Disregard any further references to the DISPLAY switch in the following steps.

d. Set the Frequency Synthesizer amplitude to + 25.05 dBm (2 V rms at outputs of Power Splitter) and frequency to 1 Hz with Leveling switch to OFF.

e. Set the Variable Attenuator to 0 dB.

f. Allow time for the 3575A reading to stabilize.

g. The channel B amplitude reading (B dBV) should be within the tolerances listed in Table 5-2 for the corresponding input frequency and attenuator setting.

h. Set the AMPLITUDE FUNCTION switch to B/A and allow time for the reading to stabilize.

i. The B/A reading should be within the tolerances listed in Table 5-2 for the corresponding input frequency and attenuator setting.

j. Reset the AMPLITUDE FUNCTION switch to B. Set the DISPLAY switch to PHASE and allow time for the phase reading to stabilize.

k. The 3575A phase reading should be 0 degrees  $\pm$  tolerances listed in Table 5-2 for the corresponding input frequency and attenuator setting.

l. Reset the DISPLAY switch to AMPLITUDE.

m. Repeat Steps f through l for each input frequency and attenuator setting listed in Table 5-2. For frequencies greater than 10 Hz, the 3320B Leveling switch must be set to ON. Note that the 3575A Voltage Range and Frequency Range switches must be set as indicated in the table. For most of the checks listed in Table 5-2, the Voltage Range switches should be set to the 0.2 mV - 2 V position. At various points in the table, however, the 2 mV to 20 V range is specified. The reason for this is to spot check the amplitude readings on the high range. These particular

checks do not apply to phase since phase must be measured on the lowest applicable range.

#### NOTE

*When the point is reached where the input frequency is 1 MHz and above, reverse the Channel A input connection so that both signals are terminated at the 3575A input connectors.*

n. Again reverse the Channel A input connection so the termination is at the output of the Power Splitter as shown in Figure 5-2. Connect the terminated output from the Power Splitter to Channel B and the terminated output from the Variable Attenuator to Channel A.

o. Set the 3575A controls as follows:

DISPLAY ..... AMPLITUDE  
 AMPLITUDE FUNCTION ..... A  
 Voltage Range ..... 0.2 mV - 2 V  
                                     (both channels)  
 FREQUENCY RANGE .... 1 Hz - 1 kHz  
 PHASE REFERENCE ..... - A

p. Set the Frequency Synthesizer amplitude to + 25.05 dBm, frequency to 1 Hz and Leveling to OFF.

q. Set the Variable Attenuator to 0 dB.

r. Allow time for the 3575A reading to stabilize.

s. The channel A amplitude reading (A dBV) should be within the tolerances listed in Table 5-2 for the corresponding input frequency and attenuator setting.

t. Set the AMPLITUDE FUNCTION switch to B/A and allow time for the reading to stabilize.

u. The B/A reading should be within the tolerances listed in Table 5-2 for the corresponding input frequency and attenuator setting.

v. Reset the AMPLITUDE FUNCTION switch to A and PHASE REFERENCE to - A. Set the DISPLAY switch to PHASE and allow time for the phase reading to stabilize.

w. The 3575A phase reading should be - 180 degrees or + 180 degrees  $\pm$  tolerances listed in Table 5-2 for the corresponding input frequency and attenuator setting.

x. Reset the DISPLAY switch to AMPLITUDE.

y. Repeat Steps r through x for each input frequency and attenuator setting listed in Table 5-2. For frequencies greater than 10 Hz, the 3320B Leveling switch must be set to ON. Use the Voltage Range and Frequency Range settings indicated in the table.

#### NOTE

*When the point is reached where the input frequency is 1 MHz and above, reverse the Channel B input connection so that both signals are terminated at the 3575A input connectors.*

Table 5-2. Amplitude and Phase Accuracy Checks.

Input Frequency	Variable Attenuator	Voltage Range	Frequency Range	A OR B (dBV)	B/A (+ or - dB)	Phase (0° or 180°)
1 Hz	0 dB	0.2 mV - 2 V	1 Hz - 1 kHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 0.8
1 Hz	30 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 24.0 ± 1.3	30.0 ± 1.3	± 0.8
1 Hz	40 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 34.0 ± 1.3	40.0 ± 1.3	± 1.3
1 Hz	50 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	± 2.3
1 Hz	50 dB	2 mV - 20 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	-----
1 Hz	60 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 54.0 ± 1.3	60.0 ± 1.8	± 5.3
1 Hz	70 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 64.0 ± 1.3	70.0 ± 1.8	-----
1 Hz	80 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 74.0 ± 2.3	80.0 ± 2.8	-----
10 Hz	0 dB	0.2 mV - 2 V	1 Hz - 1 kHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 0.8
10 Hz	40 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 34.0 ± 1.3	40.0 ± 1.3	± 0.8
10 Hz	50 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	± 1.3
10 Hz	50 dB	2 mV - 20 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	-----
10 Hz	60 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 54.0 ± 1.3	60.0 ± 1.8	± 2.3
10 Hz	70 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 64.0 ± 1.3	70.0 ± 1.8	± 5.3
10 Hz	80 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 74.0 ± 2.3	80.0 ± 2.8	± 10.3
200 Hz	0 dB	0.2 mV - 2 V	1 Hz - 1 kHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 0.8
200 Hz	40 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 34.0 ± 1.3	40.0 ± 1.3	± 0.8
200 Hz	50 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	± 1.3
200 Hz	50 dB	2 mV - 20 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	-----
200 Hz	60 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 54.0 ± 1.3	60.0 ± 1.8	± 2.3
200 Hz	70 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 64.0 ± 1.3	70.0 ± 1.8	± 5.3
200 Hz	80 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 74.0 ± 2.3	80.0 ± 2.8	± 10.3
200 Hz	70 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 64.0 ± 1.3	70.0 ± 1.8	± 5.3
200 Hz	80 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 74.0 ± 2.3	80.0 ± 2.8	± 10.3
200 Hz	80 dB	2 mV - 20 V	1 Hz - 1 kHz	- 74.0 ± 2.3	80.0 ± 2.8	-----
500 Hz	0 dB	0.2 mV - 2 V	1 Hz - 1 kHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 0.8
500 Hz	30 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 24.0 ± 1.3	30.0 ± 1.3	± 0.8
500 Hz	40 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 34.0 ± 1.3	40.0 ± 1.3	± 1.3
500 Hz	50 dB	0.2 mV - 2 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	± 1.3
500 Hz	50 dB	2 mV - 20 V	1 Hz - 1 kHz	- 44.0 ± 1.3	50.0 ± 1.8	-----
500 Hz	60 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 54.0 ± 1.3	60.0 ± 1.8	± 2.3
500 Hz	70 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 64.0 ± 1.3	70.0 ± 1.8	± 5.3
500 Hz	0 dB	0.2 mV - 2 V	10 Hz - 100 kHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 0.8
500 Hz	30 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 24.0 ± 1.3	30.0 ± 1.3	± 0.8
500 Hz	40 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 34.0 ± 1.3	40.0 ± 1.3	± 1.3
500 Hz	50 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 44.0 ± 1.3	50.0 ± 1.8	± 1.3
500 Hz	50 dB	2 mV - 20 V	10 Hz - 100 kHz	- 44.0 ± 1.3	50.0 ± 1.8	-----
500 Hz	60 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 54.0 ± 1.3	60.0 ± 1.8	± 2.3
500 Hz	70 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 64.0 ± 1.3	70.0 ± 1.8	± 5.3
500 Hz	0 dB	0.2 mV - 2 V	10 Hz - 100 kHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 0.8
500 Hz	80 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 74.0 ± 2.3	80.0 ± 2.8	± 10.3
100 kHz	0 dB	0.2 mV - 2 V	10 Hz - 100 kHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 1.3
100 kHz	50 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 44.0 ± 1.3	50.0 ± 1.8	± 5.3
100 kHz	70 dB	0.2 mV - 2 V	10 Hz - 100 kHz	- 64.0 ± 1.3	70.0 ± 1.8	± 10.3
100 kHz	0 dB	0.2 mV - 2 V	100 Hz - 1 MHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 2.3
200 kHz	80 dB	0.2 mV - 2 V	100 Hz - 1 MHz	- 74.0 ± 2.3	80.0 ± 2.8	± 10.3
1 MHz	0 dB	0.2 mV - 2 V	100 Hz - 1 MHz	+ 6.0 ± 1.3	00.0 ± 1.3	± 5.3
1 MHz	30 dB	2 mV - 20 V	100 Hz - 1 MHz	- 24.0 ± 2.3	30.0 ± 2.8	-----
1 MHz	40 dB	0.2 mV - 2 V	100 Hz - 1 MHz	- 34.0 ± 1.3	40.0 ± 1.8	± 10.3
1 MHz	50 dB	0.2 mV - 2 V	100 Hz - 1 MHz	- 44.0 ± 2.3	50.0 ± 2.8	± 10.3
1 MHz	60 dB	0.2 mV - 2 V	100 Hz - 1 MHz	- 54.0 ± 2.3	60.0 ± 2.8	± 10.3
1 MHz	80 dB	0.2 mV - 2 V	100 Hz - 1 MHz	- 74.0 ± 2.3	80.0 ± 2.8	± 20.3
2 MHz	0 dB	0.2 mV - 2 V	1 kHz - 13 MHz	+ 6.0 ± 2.3	00.0 ± 2.3	± 5.3
2 MHz	50 dB	0.2 mV - 2 V	1 kHz - 13 MHz	- 44.0 ± 2.3	50.0 ± 3.3	± 10.3
2 MHz	80 dB	0.2 mV - 2 V	1 kHz - 13 MHz	- 74.0 ± 3.3	80.0 ± 4.3	± 20.3
5 MHz	0 dB	0.2 mV - 2 V	1 kHz - 13 MHz	+ 6.0 ± 2.3	00.0 ± 2.3	± 10.3
5 MHz	40 dB	0.2 mV - 2 V	1 kHz - 13 MHz	- 34.0 ± 2.3	40.0 ± 3.3	± 20.3
5 MHz	60 dB	0.2 mV - 2 V	1 kHz - 13 MHz	- 54.0 ± 2.3	60.0 ± 3.3	-----
13 MHz	0 dB	0.2 mV - 2 V	1 kHz - 13 MHz	+ 6.0 ± 2.3	00.0 ± 2.3	± 20.3
13 MHz	20 dB	0.2 mV - 2 V	1 kHz - 13 MHz	- 14.0 ± 2.3	20.0 ± 3.3	± 20.3
13 MHz	40 dB	2 mV - 20 V	1 kHz - 13 MHz	- 34.0 ± 2.3	40.0 ± 3.3	-----
13 MHz	60 dB	0.2 mV - 2 V	1 kHz - 13 MHz	- 54.0 ± 2.3	60.0 ± 3.3	-----
13 MHz	80 dB	0.2 mV - 2 V	1 kHz - 13 MHz	- 74.0 ± 3.3	80.0 ± 4.3	-----

**5-13. High Level Accuracy Checks.**

5-14. The purpose of these checks is to verify that the 3575A meets the amplitude and phase accuracy specifications with the Voltage Range switches set to the 2 mV - 20 V position. These checks are performed with 20 V rms applied to both inputs.

**RECOMMENDED TEST EQUIPMENT:**

- Frequency Synthesizer (-hp- Model 3320B)\*
- Power Amplifier (-hp- Model 467A)
- 50-Ohm Feed-Thru Termination (-hp- Model 11048C)

\* A Test Oscillator such as the -hp- Model 651B can be used in place of the Frequency Synthesizer.

a. Connect the 50-Ohm output of the Frequency Synthesizer, terminated in 50-ohm load, to the input of the Power Amplifier. Using a BNC Tee connector and two equal length cables with BNC connectors, connect the Power Amplifier output to the 3575A inputs.

b. Set the 3575A controls as follows:

```

DISPLAY* ..... AMPLITUDE
AMPLITUDE FUNCTION ..... A
Voltage Range ..... 2 mV - 20 V
                    (both channels)
FREQUENCY RANGE ... 1 Hz - 1 kHz
PHASE REFERENCE ..... A
    
```

\* Options 001-003: Set the AMPLITUDE B/PHASE switch to PHASE so that amplitude and phase can be observed simultaneously. Disregard any further references to the DISPLAY switch in the following steps.

- c. Set the Power Amplifier gain to X10.
- d. Set the Frequency Synthesizer amplitude to +19.03 dBm (2 V rms/50 ohms) and frequency to 1 Hz.
- e. Allow time for the reading to stabilize.
- f. The channel A amplitude reading (A dBV) should be +26.0 dBV ± 1.3 dBV.
- g. Set the DISPLAY switch to PHASE and allow time for the phase reading to stabilize.
- h. The 3575A phase reading should be 0 degrees ± tolerances listed in Table 5-3 for the corresponding input frequency.
- i. Reset the DISPLAY switch to AMPLITUDE.
- j. Repeat Steps e through i with the Frequency Synthesizer set to each frequency listed in Table 5-3. Note

**Table 5-3. High Level Accuracy Checks.**

Input Frequency	Frequency Range	Phase (0° or 180°)
1 Hz	1 - 1 K	± 0.8 deg.
10 Hz	1 - 1 K	± 0.8 deg.
100 Hz	1 - 1 K	± 0.8 deg.
1 kHz	1 - 1 K	± 0.8 deg.
10 kHz	10 - 100 K	± 0.8 deg.
20 kHz	10 - 100 K	± 0.8 deg.
50 kHz	10 - 100 K	± 1.3 deg.
200 kHz	100 - 1 M	± 2.3 deg.
1 MHz	100 - 1 M	± 5.3 deg.

that the 3575A Frequency Range switch must be set as indicated in the table.

k. Set the Frequency Synthesizer frequency to 1 Hz.

l. Set the 3575A controls as follows:

```

DISPLAY ..... AMPLITUDE
AMPLITUDE FUNCTION ..... B
Voltage Range ..... 2 mV - 20 V
                    (both channels)
FREQUENCY RANGE ..... 1 Hz - 1 kHz
PHASE REFERENCE ..... A
    
```

m. Allow time for the reading to stabilize.

n. The channel B amplitude reading (B dBV) should be +26.0 dBV ± 1.3 dBV.

o. Set the PHASE REFERENCE to - A and the DISPLAY switch to PHASE and allow time for the phase reading to stabilize.

p. The 3575A phase reading should be -180 degrees or +180 degrees ± tolerances listed in Table 5-3 for the corresponding input frequency.

q. Reset the DISPLAY switch to AMPLITUDE.

r. Repeat Steps m through q with the Frequency Synthesizer set to each frequency listed in Table 5-3.

**5-15. Shunt Capacitance Check.**

5-16. The purpose of this check is to verify that both channels meet the < 30 pF shunt capacitance specification listed in Table 1-1.

**RECOMMENDED TEST EQUIPMENT:**

- Frequency Synthesizer (-hp- Model 3320B)\*
- (2) 50-Ohm Feed-Thru Terminations (-hp- Model 11048C)
- 50-Ohm Power Splitter (See Figure 5-1)
- Resistor: 1 Megohm, ± 1 % 1/2 W (-hp- Part No. 0757-0059)

\* A Test Oscillator such as the -hp- Model 651B can be used in place of the Frequency Synthesizer.




Figure 5-3. Shunt Capacitance Check.

a. Connect test equipment as shown in Figure 5-3. Insert one end of the 1 Megohm resistor into the Channel A input connector and connect the other end directly to the Feed-Thru Termination using a short clip lead. Use another short clip lead to connect the outer shield of the Feed-Thru Termination to the outer shield of the Channel A input connector.

b. Set the 3575A controls as follows:

DISPLAY\* ..... PHASE  
 Voltage Range ..... 0.2 mV - 2 V  
 (both channels)  
 FREQUENCY RANGE . 100 Hz - 1 MHz  
 PHASE REFERENCE ..... A

\* Options 001-003: Set the AMPLITUDE B/PHASE switch to PHASE.

c. Set the frequency Synthesizer amplitude to +19.03 dBm (1 V rms at outputs of Power Splitter) and frequency to 10.6 kHz.

d. Allow time for the phase reading to stabilize.

e. The absolute value of the phase reading should be 45 degrees or less, verifying the < 30 pF shunt capacitance specification for the low range on channel A.

f. Set the Channel A Voltage Range switch to the 2 mV - 20 V position and allow time for the phase reading to stabilize.

g. The absolute value of the phase reading should be 45 degrees or less, verifying the < 30 pF shunt capacitance specification for the high range on channel A. Reset the Channel A range switch to the 0.2 mV - 2 V position.

h. Reverse the Channel A and Channel B input connections so the 1 Megohm resistor is in series with the Channel B input.

i. Allow time for the phase reading to stabilize.

j. The absolute value of the phase reading should be 45 degrees or less, verifying the < 30 pF shunt capacitance specification for the low range on channel B.

k. Set the Channel B Voltage Range switch to the 2 mV - 20 V position and allow time for the phase reading to stabilize.

l. The absolute value of the phase reading should be 45 degrees or less, verifying the < 30 pF shunt capacitance specification for the high range on channel B.

**5-17. Supplemental Phase Accuracy Check.**

5-18. The purpose of this check is to supplement the phase accuracy checks outlined in Paragraph 5-12. This check is included for the benefit of those who do not have a precision phase generator and desire to further verify the 3575A phase accuracy at 90 degrees. The test equipment required for this procedure includes a simple R/C phase shift network such as the one shown in Figure 5-4. The circuit shown in Figure 5-4 will produce an accurate 90 degree phase shift over the frequency range of 100 Hz to 13 MHz.

**RECOMMENDED TEST EQUIPMENT:**

- Frequency Synthesizer (-hp- Model 3320B)\*
- 50-Ohm Feed-Thru Termination (-hp- Model 11048C)
- (2) BNC to Binding Post Adapters (-hp- 10110A)
- R/C Phase Shift Network (See Figure 5-4)

\* A Test Oscillator such as the -hp- Model 651B can be used in place of the Frequency Synthesizer.

- a. Construct an R/C network as shown in Figure 5-4.
- b. Connect the two BNC to Binding Post Adaptors to the 3575A input connectors.
- c. Connect the output leads of the R/C network to the 3575A inputs as shown in Figure 5-4. The leads from the R/C network to the 3575A should be of equal length and as short as possible.
- d. Connect the 50-ohm output of the Frequency Synthesizer, terminated in 50-ohm load, to the input (J1) of the R/C network. Use a 50-ohm shielded cable to connect the Frequency Synthesizer output to the Feed-Thru Termination.

- f. Set the Frequency Synthesizer amplitude to + 19.03 dBm (2 V rms/50 ohms). Set the frequency controls to provide the desired frequency.

- e. Set the 3575A controls as follows:

DISPLAY ..... PHASE  
 Voltage Range ..... 0.2 mV - 2 V  
 (both channels)  
 FREQUENCY RANGE ... Set to lowest  
 applicable range.  
 PHASE REFERENCE ..... A

**NOTE**  
 Refer to the Phase Accuracy specification listing in Table 1-1 (Section I) to determine the Phase error tolerance for the corresponding input levels and frequency. Add  $\pm 0.3$  degrees to phase error tolerances to allow for panel meter error.

- g. The phase reading should be + 90 degrees or - 90 degrees  $\pm$  tolerances listed in Table 1-1. Add  $\pm 0.3$  degrees to phase error tolerances to allow for panel meter error. Due to the response of the R/C network, the input levels will vary with frequency. Use the 3575A amplitude functions to measure the input levels and use the lower level to determine the phase accuracy specification.




Figure 5-4. R/C Phase Shift Network.

**PERFORMANCE CHECK TEST CARD**

Hewlett-Packard Model 3575A  
Gain-Phase Meter  
Serial No. \_\_\_\_\_

Tests Performed By \_\_\_\_\_  
Date \_\_\_\_\_

**PANEL METER ACCURACY CHECK**

Attenuator Setting	DVM Reading	Panel Meter Reading
0 dB	_____ mV	_____ dB
80 dB	_____ mV	_____ dB
80 dB	_____ mV	_____ dB
0dB	_____ mV	_____ deg.
0 dB	_____ V	_____ deg.

Test Limit:  $\pm 0.3$  dB,  $\pm 0.3$  deg.

**AMPLITUDE AND PHASE ACCURACY CHECKS**

Input Frequency	Variable Attenuator	B (dBV)	A OR B (dBV)	A (dBV)	B/A (+ or - dB)	B/A (+ or - dB)	B/A (+ or - dB)	Phase (0°)	Phase (0° or 180°)	Phase (180°)
1 Hz	0 dB	_____	+ 6.0 $\pm$ 1.3	_____	_____	00.0 $\pm$ 1.3	_____	_____	$\pm$ 0.8	_____
1 Hz	30 dB	_____	- 24.0 $\pm$ 1.3	_____	_____	30.0 $\pm$ 1.3	_____	_____	$\pm$ 0.8	_____
1 Hz	40 dB	_____	- 34.0 $\pm$ 1.3	_____	_____	40.0 $\pm$ 1.3	_____	_____	$\pm$ 1.3	_____
1 Hz	50 dB	_____	- 44.0 $\pm$ 1.3	_____	_____	50.0 $\pm$ 1.8	_____	_____	$\pm$ 2.3	_____
1 Hz	50 dB	_____	- 44.0 $\pm$ 1.3	_____	_____	50.0 $\pm$ 1.8	_____	_____	-----	_____
1 Hz	60 dB	_____	- 54.0 $\pm$ 1.3	_____	_____	60.0 $\pm$ 1.8	_____	_____	$\pm$ 5.3	_____
1 Hz	70 dB	_____	- 64.0 $\pm$ 1.3	_____	_____	70.0 $\pm$ 1.8	_____	_____	-----	_____
1 Hz	80 dB	_____	- 74.0 $\pm$ 2.3	_____	_____	80.0 $\pm$ 2.8	_____	_____	-----	_____
10 Hz	0 dB	_____	+ 6.0 $\pm$ 1.3	_____	_____	00.0 $\pm$ 1.3	_____	_____	$\pm$ 0.8	_____
10 Hz	40 dB	_____	- 34.0 $\pm$ 1.3	_____	_____	40.0 $\pm$ 1.3	_____	_____	$\pm$ 0.8	_____
10 Hz	50 dB	_____	- 44.0 $\pm$ 1.3	_____	_____	50.0 $\pm$ 1.8	_____	_____	$\pm$ 1.3	_____
10 Hz	50 dB	_____	- 44.0 $\pm$ 1.3	_____	_____	50.0 $\pm$ 1.8	_____	_____	-----	_____
10 Hz	60 dB	_____	- 54.0 $\pm$ 1.3	_____	_____	60.0 $\pm$ 1.8	_____	_____	$\pm$ 2.3	_____
10 Hz	70 dB	_____	- 64.0 $\pm$ 1.3	_____	_____	70.0 $\pm$ 1.8	_____	_____	$\pm$ 5.3	_____
10 Hz	80 dB	_____	- 74.0 $\pm$ 2.3	_____	_____	80.0 $\pm$ 2.8	_____	_____	$\pm$ 10.3	_____
200 Hz	0 dB	_____	+ 6.0 $\pm$ 1.3	_____	_____	00.0 $\pm$ 1.3	_____	_____	$\pm$ 0.8	_____
200 Hz	40 dB	_____	- 34.0 $\pm$ 1.3	_____	_____	40.0 $\pm$ 1.3	_____	_____	$\pm$ 0.8	_____
200 Hz	50 dB	_____	- 44.0 $\pm$ 1.3	_____	_____	50.0 $\pm$ 1.8	_____	_____	$\pm$ 1.3	_____
200 Hz	50 dB	_____	- 44.0 $\pm$ 1.3	_____	_____	50.0 $\pm$ 1.8	_____	_____	-----	_____
200 Hz	60 dB	_____	- 54.0 $\pm$ 1.3	_____	_____	60.0 $\pm$ 1.8	_____	_____	$\pm$ 2.3	_____

PERFORMANCE CHECK TEST CARD (Cont'd)

AMPLITUDE AND PHASE ACCURACY CHECKS (Cont'd)

Input Frequency	Variable Attenuator	B (dBV)	A OR B (dBV)	A (dBV)	B/A (+ or - dB)	B/A (+ or - dB)	B/A (+ or - dB)	Phase (0°)	Phase (0° or 180°)	Phase (180°)
200Hz	70 dB	_____	- 64.0 ± 1.3	_____	_____	70.0 ± 1.8	_____	_____	± 5.3	_____
200 Hz	80 dB	_____	- 74.0 ± 2.3	_____	_____	80.0 ± 2.8	_____	_____	± 10.3	_____
500 Hz	0 dB	_____	+ 6.0 ± 1.3	_____	_____	00.0 ± 1.3	_____	_____	± 0.8	_____
500 Hz	30 dB	_____	- 24.0 ± 1.3	_____	_____	30.0 ± 1.3	_____	_____	± 0.8	_____
500 Hz	40 dB	_____	- 34.0 ± 1.3	_____	_____	40.0 ± 1.3	_____	_____	± 1.3	_____
500 Hz	50 dB	_____	- 44.0 ± 1.3	_____	_____	50.0 ± 1.8	_____	_____	± 1.3	_____
500 Hz	50 dB	_____	- 44.0 ± 1.3	_____	_____	50.0 ± 1.8	_____	_____	_____	_____
2 kHz	60 dB	_____	- 54.0 ± 1.3	_____	_____	60.0 ± 1.8	_____	_____	± 2.3	_____
5 kHz	70 dB	_____	- 64.0 ± 1.3	_____	_____	70.0 ± 1.8	_____	_____	± 5.3	_____
20 kHz	0 dB	_____	+ 6.0 ± 1.3	_____	_____	00.0 ± 1.3	_____	_____	± 0.8	_____
50 kHz	0 dB	_____	+ 6.0 ± 1.3	_____	_____	00.0 ± 1.3	_____	_____	± 1.3	_____
50 kHz	30 dB	_____	- 24.0 ± 1.3	_____	_____	30.0 ± 1.3	_____	_____	± 5.3	_____
50 kHz	40 dB	_____	- 34.0 ± 1.3	_____	_____	40.0 ± 1.3	_____	_____	± 5.3	_____
50 kHz	60 dB	_____	- 54.0 ± 1.3	_____	_____	60.0 ± 1.8	_____	_____	± 10.3	_____
50 kHz	60 dB	_____	- 54.0 ± 2.3	_____	_____	60.0 ± 2.8	_____	_____	_____	_____
50 kHz	80 dB	_____	- 74.0 ± 2.3	_____	_____	80.0 ± 2.8	_____	_____	± 10.3	_____
100 kHz	0 dB	_____	+ 6.0 ± 1.3	_____	_____	00.0 ± 1.3	_____	_____	± 1.3	_____
100 kHz	50 dB	_____	- 44.0 ± 1.3	_____	_____	50.0 ± 1.8	_____	_____	± 5.3	_____
100 kHz	70 dB	_____	- 64.0 ± 1.3	_____	_____	70.0 ± 1.8	_____	_____	± 10.3	_____
200 kHz	0 dB	_____	+ 6.0 ± 1.3	_____	_____	00.0 ± 1.3	_____	_____	± 2.3	_____
200 kHz	80 dB	_____	- 74.0 ± 2.3	_____	_____	80.0 ± 2.8	_____	_____	± 10.3	_____
1 MHz	0 dB	_____	+ 6.0 ± 1.3	_____	_____	00.0 ± 1.3	_____	_____	± 5.3	_____
1 MHz	30 dB	_____	- 24.0 ± 2.3	_____	_____	30.0 ± 2.8	_____	_____	_____	_____
1 MHz	40 dB	_____	- 34.0 ± 1.3	_____	_____	40.0 ± 1.8	_____	_____	± 10.3	_____
1 MHz	50 dB	_____	- 44.0 ± 2.3	_____	_____	50.0 ± 2.8	_____	_____	± 10.3	_____
1 MHz	60 dB	_____	- 54.0 ± 2.3	_____	_____	60.0 ± 2.8	_____	_____	± 10.3	_____
1 MHz	80 dB	_____	- 74.0 ± 2.3	_____	_____	80.0 ± 2.8	_____	_____	± 20.3	_____
2 MHz	0 dB	_____	+ 6.0 ± 2.3	_____	_____	00.0 ± 2.3	_____	_____	± 5.3	_____
2 MHz	50 dB	_____	- 44.0 ± 2.3	_____	_____	50.0 ± 3.3	_____	_____	± 10.3	_____
2 MHz	80 dB	_____	- 74.0 ± 3.3	_____	_____	80.0 ± 4.3	_____	_____	± 20.3	_____
5 MHz	0 dB	_____	+ 6.0 ± 2.3	_____	_____	00.0 ± 2.3	_____	_____	± 10.3	_____
5 MHz	40 dB	_____	- 34.0 ± 2.3	_____	_____	40.0 ± 3.3	_____	_____	± 20.3	_____
5 MHz	60 dB	_____	- 54.0 ± 2.3	_____	_____	60.0 ± 3.3	_____	_____	_____	_____
13 MHz	0 dB	_____	+ 6.0 ± 2.3	_____	_____	00.0 ± 2.3	_____	_____	± 20.3	_____
13 MHz	20 dB	_____	- 14.0 ± 2.3	_____	_____	20.0 ± 3.3	_____	_____	± 20.3	_____
13 MHz	40 dB	_____	- 34.0 ± 2.3	_____	_____	40.0 ± 3.3	_____	_____	_____	_____
13 MHz	60 dB	_____	- 54.0 ± 2.3	_____	_____	60.0 ± 3.3	_____	_____	_____	_____
13 MHz	80 dB	_____	- 74.0 ± 3.3	_____	_____	80.0 ± 4.3	_____	_____	_____	_____

PERFORMANCE CHECK TEST CARD (Cont'd)

HIGH LEVEL ACCURACY CHECKS

Frequency	A dBV*	Phase (0°)	B dBV*	Phase (180°)	Phase (0° OR 180°)
1 Hz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 0.8 deg.
10 Hz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 0.8 deg.
100 Hz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 0.8 deg.
1 kHz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 0.8 deg.
10 kHz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 0.8 deg.
20 kHz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 0.8 deg.
50 kHz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 1.3 deg.
200 kHz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 2.3 deg.
1 MHz	_____ dBV	_____ deg.	_____ dBV	_____ deg.	___ ± 5.3 deg.

\*Test Limit A dBV/B dBV: + 26.0 dBV ± 1.3 dBV

SHUNT CAPACITANCE CHECK

Voltage Range	A Input	B Input
0.2 mV - 2 V	_____ deg.	_____ deg.
2 mV - 20 V	_____ deg.	_____ deg.

Test Limit: 45° or less



**5-19. ADJUSTMENT PROCEDURES.**

5-20. This portion of Section V contains complete adjustment procedures for the Model 3575A Gain-Phase Meter. Included are power supply adjustments (Paragraph 5-25), Panel Meter Adjustments (Paragraph 5-29), Output Filter Zero Adjustments (Paragraph 5-33), Phase Detector Zero Adjustment (Paragraph 5-35), Current Source and Current Sink Adjustments (Paragraph 5-37), Amplitude Offset Adjustment (Paragraph 5-39), Log Amplifier (amplitude accuracy) Adjustments (Paragraph 5-41), Input Attenuator Adjustments (Paragraph 5-43) and High Frequency Phase Adjustments (Paragraph 5-45).

**5-21. Test Equipment.**

5-22. The test equipment required for the adjustments is listed in Table 5-1 and at the beginning of each adjustment procedure. If the recommended model is not available, any instrument that has specifications equal to or better than the required specifications can be used.

**5-23. Test Point and Adjustment Location.**

5-24. Test point and adjustment locations are shown in Figures 5-6 (top view) and 5-7 (panel meter). Figures 5-6 and 5-7 are located on a single fold-out at the end of Section V. All measurement points are either at the Analog Outputs or at designated pins of A7P1. Test connector A7P1 is a male PC connector located at the top of the Phase Control Filter Assembly, A7. For convenience when making test connections to A7P1, connect a 2X22-Pin female PC connector (-hp- Part No. 1251-1887) to A7P1 and use the pins of the female connector as test points. If the appropriate PC connector is not available, use the 2X22-Pin PC extender (-hp- 5060-5989) supplied with the instrument. All test measurements should be made with respect to circuit ground which is available at A7P1 pin X or at any point on the instrument chassis. All adjustments are easily accessible with the top cover of the instrument removed. It is not necessary to use PC extenders or remove any of the PC assemblies except when performing the Panel Meter Adjustments, Paragraphs 5-35 through 5-38.

**5-25. + 12 V Reference Adjustment.**

5-26. This adjustment sets the level of the + 12 Vdc power supply which serves as a reference for the other regulated supplies in the instrument.

**RECOMMENDED TEST EQUIPMENT:**

DC Digital Voltmeter (-hp- Model 3450B)

- a. Connect DC Digital Voltmeter to A7P1 pin 6.
- b. Adjust A14R6 for + 12 V ± 3 mVdc.

**5-27. Power Supply Voltage Checks.**

5-28. The purpose of these checks is to verify that the non-adjustable power supply voltages are within design

tolerances. If any of the voltages are out of tolerance, refer to the Power Supply Troubleshooting procedure (Paragraph 5-84).

**RECOMMENDED TEST EQUIPMENT:**

DC Digital Voltmeter (-hp- Model 3450B)

- a. Measure the dc voltage at each test point listed in Table 5-4. At each test point, the dc voltage should be within the tolerance listed in the table.

**Table 5-4. Power Supply Checks.**

Test Point	Supply	Tolerance
A7P1 Pin A	+ 2 V (on A3)	+ 1.985 V to + 2.015 V
A7P1 Pin B	+ 2 V (on A4)	+ 1.985 V to + 2.015 V
A7P1 Pin 3	+ 3.8 V	+ 3.700 V to + 3.900 V
A7P1 Pin D	- 6 V (A)	- 5.980 V to - 6.020 V
A7P1 Pin 4	- 6 V (B)	- 5.980 V to - 6.020 V
A7P1 Pin F	- 12 V	- 11.96 V to - 12.04 V
A7P1 Pin Y	- 5.3 V	- 5.200 V to - 5.400 V
A7P1 Pin 21	+ 5 V	+ 4.980 V to + 5.020 V

**5-29. Output Filter Zero Adjustments.**

5-30. These adjustments null out any dc offsets introduced by the Output Filters. A9 and A10 (A10 is in Options 001 - 003 only).

**RECOMMENDED TEST EQUIPMENT:**

DC Digital Voltmeter (-hp- Model 3450B)

- a. Connect DC Voltmeter to ANALOG OUTPUT 1.
- b. Set the 3575A controls as follows:

DISPLAY\* . . . . . PHASE  
 AMPLITUDE FUNCTION . . . . . B/A  
 Voltage Range . . . . . 0.2 mV - 2 V  
 (both channels)  
 FREQUENCY RANGE . . . . . 10 Hz - 100 kHz  
 PHASE REFERENCE . . . . . A

\*Options 001 - 003: Set the AMPLITUDE B/PHASE switch to PHASE.

- c. Connect a short clip lead between A9TP1 and A9TP2. This grounds the input to the filter.
- d. Adjust A9R27 for 0 V ± 0.05 mV dc at Analog Output 1.
- e. Remove the clip lead.
- f. Options 001 - 003: Perform the following additional steps.
- g. Connect DC Voltmeter to ANALOG OUTPUT 2.

h. Connect a short clip lead between A10TP1 and A10TP2.

i. Adjust A10R27 for 0 V ± 0.05 mV dc at Analog Output 2.

j. Remove the clip lead.

**5-31. Panel Meter Zero Adjustment (Standard & Options).**

5-32. This adjustment zeroes the panel meter in the Standard instrument and both panel meters in the Option instruments. Before proceeding with these adjustments, perform the Panel Meter Accuracy Check (Paragraph 5-9) to determine if adjustments are necessary.

RECOMMENDED TEST EQUIPMENT:

DC Digital Voltmeter (-hp- Model 3450B)

a. Perform Steps a through h of the Panel Meter Removal procedure (Figure 5-5) to gain access to the panel meter adjustments.

b. Set the 3575A controls as follows:

DISPLAY . . . . . PHASE  
 AMPLITUDE FUNCTION . . . . . B/A  
 Voltage Range . . . . . 0.2 mV -2 V  
 (both channels)  
 FREQUENCY RANGE . . . . . 10 Hz -100 kHz  
 PHASE REFERENCE . . . . . A

c. Connect DC Digital Voltmeter to ANALOG OUTPUT 1.

d. Connect a short clip lead between A9TP1 and A9TP2. If the instrument contains two panel meters, also connect a short clip lead between A10TP1 and A10TP2.

e. Adjust A22C4 (inside adjustment) for a Panel Meter display of .000 ± .003. If there are two panel meters, adjust A22C4 in both. Remove short(s) in Step d.

**5-33. Phase Detector Zero Adjustment.**

5-34. This adjustment nulls out any dc offset introduced by the Buffer/Integrator in the Phase Detector.

RECOMMENDED TEST EQUIPMENT:

DC Digital Voltmeter (-hp- Model 3450B)

a. Connect DC Voltmeter to ANALOG OUTPUT 1.\*

b. Set the 3575A controls as follows:

DISPLAY . . . . . PHASE  
 Voltage Range . . . . . 0.2 mV -2 V  
 (both channels)  
 FREQUENCY RANGE . . . . . 10 Hz -100 kHz  
 PHASE REFERENCE . . . . . A

c. Set A5S1 and A6S1 to CAL 1.

d. Adjust A5R31 (ZERO ADJ) for 0 V ± 0.1 mV dc at the Analog Output.

e. Leave A5S1 and A6S1 set to CAL 1 for the following procedure.

**5-35. Current Source and Current Sink Adjustments.**

5-36. These adjustments set the P1 and P2 Current Sources and the X and Y Current Sinks to produce the proper dc levels at the output of the Phase Detector. These are the primary phase accuracy adjustments in the instrument.

RECOMMENDED TEST EQUIPMENT:

DC Digital Voltmeter (-hp- Model 3450B)

a. Connect DC Digital Voltmeter to ANALOG OUTPUT 1.\*

b. Set the 3575A controls as follows:

DISPLAY . . . . . PHASE  
 Voltage Range . . . . . 0.2 mV -2 V  
 (both channels)  
 FREQUENCY RANGE . . . . . 10 Hz -100 kHz  
 PHASE REFERENCE . . . . . A

c. Set A5S1 to CAL 2. Set A6S1 to CAL 1.

d. Adjust A5R40 (P1 ADJ) for -1.8 V ± 0.1 mV dc at the Analog Output.

e. Leave A5S1 set to CAL 2. Set A6S1 to CAL 2.

f. Adjust A6R19 (Y ADJ) for 1 V ± 0.1 mV dc at the Analog Output.

g. Leave A5S1 set to CAL 2. Set A6S1 to CAL 3.

h. Adjust A6R21 (X ADJ) for 1 V ± 0.1 mV dc at the Analog Output.

i. Leave A6S1 set to CAL 3. Set A5S1 to CAL 3.

j. Adjust A5R39 (P2 ADJ) for 0 V ± 0.1 mV dc at the Analog Output.

k. Reset A5S1 and A6S1 to NORMAL (4).

\*Options 001 - 003: Connect DC Digital Voltmeter to ANALOG OUTPUT 2. Set the AMPLITUDE B/PHASE switch to PHASE.

**5-37. Panel Meter/Analog Output Adjustments.**

5-38. These adjustments set the panel meter displays to coincide with the analog outputs.

- a. Set A5S1 to CAL 2. Set A6S1 to CAL 1.
- b. Record reading of phase panel meter (right meter). Reading should be approximately 180°.
- c. Set A5S1 to CAL 1. Set A6S1 to CAL 2.
- d. Record reading of phase panel meter (right meter) next to recorded reading of Step b.
- e. Adjust A22R5 of panel meter for a reading centered between the readings recorded in Steps b and d.
- f. For a standard instrument (one panel meter) set A5S1 and A6S1 to NORMAL (4). For Options 001 - 003, perform Steps g through i.
- g. A5S1 and A6S1 remain set from Step c. Short A9TP1 and A10TP1 together.
- h. Adjust A22R5 of the left panel meter until reading is same as that of the right panel meter.
- i. Set A5S1 and A6S1 to NORMAL (4).

**5-39. Amplitude Offset Adjustment.**

5-40. This adjustment sets the dc operating point of the Summing Amplifier in the Function Switching Assembly, A8.

RECOMMENDED TEST EQUIPMENT:

- Frequency Synthesizer (-hp- Model 3320B)\*
- DC Digital Voltmeter (-hp- Model 3450B)
- 50-Ohm Feed-Thru Termination (-hp- Model 11048C)

- a. Connect 50-ohm output of Frequency Synthesizer, terminated in 50-ohm load, to the channel B input of the 3575A. Connect the DC Digital Voltmeter to A7P1 pin 2 (Options 001 - 003: Connect DVM to ANALOG OUTPUT 2).
- b. Set the 3575A controls as follows:
  - DISPLAY\*\* . . . . . AMPLITUDE
  - AMPLITUDE FUNCTION . . . . . B
  - Voltage Range . . . . . 0.2 mV -2 V  
(both channels)
  - FREQUENCY RANGE . . . . . 10 Hz -100 kHz
- c. Set the Frequency Synthesizer amplitude to + 19.03 dBm (2 V rms/50 ohms) and frequency to 1 kHz.

- d. Record the DVM reading: mV dc.
- e. Connect the DC Digital Voltmeter to ANALOG OUTPUT 1.
- f. Adjust A8R43 until the DVM indicates the value recorded in Step d ± 0.2 mV dc.

**5-41. Log Amplifier Adjustments.**

5-42. These adjustments set the dc bias, gain and symmetry of the Log Amplifier and Synchronous Rectifier in each input channel. These are the primary amplitude accuracy adjustments in the instrument.

RECOMMENDED TEST EQUIPMENT:

- Frequency Synthesizer (-hp- Model 3320B)
- DC Digital Voltmeter (-hp- Model 3450A)
- Variable Attenuator (-hp- Model 355D)
- 50-Ohm Feed-Thru Termination (-hp- Model 11048C)

NOTE

*The following procedure is performed first for channel B and then again for channel A. The channel B adjustments are located on the channel B Log Converter board, A4. The channel A adjustments are located on the channel A Log Converter board, A3.*

- a. Connect the 50-ohm output of the Frequency Synthesizer to the input of the Variable Attenuator (no termination required). Connect the output of the Variable Attenuator, terminated in 50-ohm load, to the Channel B input of the 3575A.
- b. Set the 3575A controls as follows:
  - DISPLAY\*\* . . . . . AMPLITUDE
  - AMPLITUDE FUNCTION . . . . . B
  - Voltage Range . . . . . 0.2 mV -2 V  
(both channels)
  - FREQUENCY RANGE . . . . . 10 Hz -100 kHz
  - PHASE REFERENCE . . . . . A
- c. Set the Frequency Synthesizer amplitude to + 19.03 dBm (2 V rms/50 ohms) and frequency to 10 kHz.
- d. Set the Variable Attenuator to 80 dB.
- e. Connect DC Digital Voltmeter to A3/A4TP1.
- f. Adjust A1/A2 R40 (LOG TP1 ADJ) for a DVM reading of 0 V ± 0.1 V dc.
- g. Connect DC Digital Voltmeter to A7P1 pin 22 (Channel B) or A7P1 pin z (Channel A).

\*A Test Oscillator such as the -hp- Model 651B can be used in place of the Frequency Synthesizer.  
 \*\*Options 001 - 003: Set the AMPLITUDE B/PHASE switch to AMPLITUDE B.

h. Adjust R18 (LOG BIAS ADJ) for a DVM reading of  $0\text{ V} \pm 0.2\text{ mV dc}$ .

i. Connect DC digital Voltmeter to ANALOG OUTPUT 1.

j. Adjust R29 (AMPL SYM ADJ) until the *absolute value* of the voltage at Analog Output 1 is *minimum* e.g.,  $-735\text{ mV dc}$  is less than  $-740\text{ mV dc}$ .

k. Set the Variable Attenuator to 70 dB.

l. Center R32 (LOG GAIN ADJ).

m. Adjust R50 (LOG OFFSET ADJ) for  $-640\text{ mV} \pm 0.5\text{ mV dc}$  at Analog Output 1.

n. Set the Variable Attenuator to 0 dB.

o. Adjust R32 (LOG GAIN ADJ) for  $+60\text{ mV} \pm 0.5\text{ mV dc}$  at Analog Output 1.

p. Set the Variable Attenuator to 70 dB.

q. Repeat Steps m through p until optimum adjustment is obtained.

r. Connect the output of the Variable Attenuator, terminated in 50-ohm load, to the channel A input of the 3575A.

s. Set the 3575A AMPLITUDE FUNCTION switch to A.

t. Repeat Steps c through q for channel A. The channel A adjustments are located on A3.

### 5-43. Input Attenuator Adjustments.

5-44. These adjustments compensate the input attenuators so that minimum phase shift is introduced by the attenuators on the 2 mV - 20 V range.

#### RECOMMENDED TEST EQUIPMENT:

Frequency Synthesizer (-hp- Model 3320B)  
Variable Attenuator (-hp- Model 355D)  
(2) 50-Ohm Feed-Thru Terminations (-hp- Model 11048C)  
Power Splitter (See Figure 5-1)

a. Connect test equipment as shown in Figure 5-2.

b. Set the 3575A controls as follows:

DISPLAY\* ..... PHASE  
Voltage Range ..... 0.2 mV - 2 V  
(both channels)  
FREQUENCY RANGE .10 Hz - 100 kHz  
PHASE REFERENCE ..... A

\* Options 001-003: Set the AMPLITUDE B/PHASE switch to PHASE.

c. Set the Frequency Synthesizer amplitude to  $+25.05\text{ dBm}$  (2 V rms at outputs of Power Splitter) and frequency to 15 kHz.

d. Set the Variable Attenuator to 20 dB.

e. Record the 3575A phase reading: \_\_\_\_degrees.

f. Set the Variable Attenuator to 0 dB.

g. Set the Channel B Voltage Range switch to the 2 mV - 20 V position.

h. Adjust A2C2 (ATT ADJ) until the 3575A phase reading is the same as recorded in Step e.

i. Reset the Channel B Voltage Range switch to the 0.2 mV - 2 V position.

j. Reverse the input connections to the 3575A so that the Variable Attenuator output is connected to Channel A and the Power Splitter output is connected to Channel B.

k. Set the Variable Attenuator to 20 dB.

l. Record the 3575A phase reading: \_\_\_\_degrees.

m. Set the Variable Attenuator to 0 dB.

n. Set the Channel A Voltage Range switch to the 2 mV - 20 V position.

o. Adjust A1C2 (ATT ADJ) until the 3575A phase reading is the same as recorded in Step l.

p. Reset the Channel A Voltage Range switch to the 0.2 mV - 2 V position.

### 5-45. High Frequency Phase Adjustments.

5-46. The purpose of these adjustments is to minimize the phase shift between the two channels at 13 MHz.

#### RECOMMENDED TEST EQUIPMENT:

Frequency Synthesizer (-hp- Model 3320B)  
(2) 50-Ohm Feed-Thru Terminations (-hp- Model 11048C)  
Power Splitter (See Figure 5-1)

a. Connect the 50-ohm output of the Frequency Synthesizer to the Power Splitter. Connect the outputs of the Power Splitter, terminated in 50-ohm loads, to the 3575A inputs.

#### NOTE

Connect the 50-Ohm Feed-Thru Terminations directly to the 3575A inputs. The cables from the Power Splitter to

*the terminations must be of equal length and should be as short as possible.*

b. Set the 3575A controls as follows:

DISPLAY\* .....PHASE  
 Voltage Range ..... 0.2 mV - 2 V  
 (both channels)  
 FREQUENCY RANGE . 1 kHz - 13 MHz  
 PHASE REFERENCE ..... A

\* Options 001--003: Set the AMPLITUDE B/PHASE switch to PHASE.

c. Set the Frequency Synthesizer amplitude to + 25.05 dBm and frequency to 12.99 MHz.

d. Set A1R4 (PHASE ADJ) fully clockwise.

e. Set A2R4 (PHASE ADJ) fully counter-clockwise.

f. Observe the 3575A phase reading.

g. Adjust A2R4 (PHASE ADJ) until the phase reading is approximately 1/2 the value observed on Step f.

h. Adjust A1R4 (PHASE ADJ) for a phase reading of 00.0 degrees.

i. Reverse the A and B input connections and allow 10 seconds for the phase reading to stabilize.

j. Note the phase reading: \_\_\_degrees. If the phase reading is greater than  $\pm 1$  degree, perform Steps k through o, if not, proceed to Step p.

k. Adjust A2R4 (PHASE ADJ) until the phase reading is 3/4 the value noted in Step j.

l. Adjust A1R4 (PHASE ADJ) until the phase reading is 1/2 the value noted in Step j.

m. Note the phase reading: \_\_\_degrees. Again reverse the A and B input connections and allow 10 seconds for the phase reading to stabilize.

n. The *absolute value* of the phase reading should be within  $\pm 0.5$  degrees of the value noted in Step m. If it is not, split the difference by adjusting A1R4.

o. Repeat Steps m and n until the absolute values of the two readings are equal within  $\pm 0.5$  degrees.

p. Note the phase reading: \_\_\_degrees. Set the PHASE REFERENCE switch to the -A position and allow 10 seconds for the phase reading to stabilize.

q. Again note the phase reading: \_\_\_degrees.

r. The *difference* between the readings noted in Steps p and q should be 180 degrees  $\pm 0.5$  degrees. If it is not, split the error between the A and -A reference settings by adjusting A1R4. For example, if the A reading is +1.0 degree and the -A reading is -179.6 degrees, the error is 0.6 degrees and A1R4 should be adjusted so the -A reading is -179.3 and the A reading is +1.3.

**5-47. High Frequency Log Amplifier Adjustment.**

5-48. This adjustment controls the high frequency response of the log amp. See note following Step m.

RECOMMENDED TEST EQUIPMENT:

- Frequency Synthesizer (-hp- Model 3320B)
- (2) 50-ohm Feed-Thru Terminations (-hp- Model 11048C)
- Power Splitter (See Figure 5-1)
- 22 pin PC Board Extender (-hp- Part No. 5060-5989)

a. Remove the screws from the A3 and A4 assemblies and put the A3 assembly on the extender.

b. Connect the 50-ohm output of the Frequency Synthesizer to the Power Splitter. Connect the outputs of the Power Splitter, terminated in 50-ohm loads, to the 3575A inputs.

**NOTE**

*Connect the 50-ohm Feed-Thru Terminations directly to the 3575A inputs. The cables from the Power Splitter to the terminations must be of equal length and should be as short as possible.*

c. Set the 3575A controls as follows:

DISPLAY\* .....PHASE  
 Voltage Range ..... 0.2 mV -2 V  
 (both channels)  
 FREQUENCY RANGE ..... 1 kHz -13 MHz  
 PHASE REFERENCE ..... A

d. Set the Frequency Synthesizer amplitude to + 25.05 dBm and frequency to 12.99 MHz.

e. Set the AMPLITUDE FUNCTION to A.

f. Adjust A3L1 for a left panel meter reading of 5.5 to 5.7.

g. Remove the A3 assembly from the extender and install in instrument.

h. Put the A4 assembly on the extender.

\*Options 001 - 003: Set the AMPLITUDE B/PHASE switch to PHASE.

i. For a standard instrument (one panel meter) go to Step j. For Options 001 - 003 (two panel meters) go to Step k.

j. Set AMPLITUDE FUNCTION to B and adjust A4L1 for a left panel meter reading of 5.5 to 5.7.

k. With the AMPLITUDE FUNCTION set to A, adjust A4L1 for a right panel meter reading of 5.5 to 5.7.

l. Remove the A4 assembly from the extender and install in the instrument.

m. Replace the A3 and A4 screws.

#### NOTE

*In earlier instruments A3/A4L1\* were factory selected components. They were selected to produce Log A or Log B readings of + 6.0 dB V  $\pm$  0.3 dB V with 2 V rms, 13 MHz applied to the input. The typical value range of A3/A4L1\**

*is 0.47  $\mu$ H to 0.56  $\mu$ H. If reading is high, change L1\* to 0.47  $\mu$ H; if low, change L1\* to 0.56  $\mu$ H. In some earlier instruments, A3/A4L1\* is comprised of a 0.22  $\mu$ H fixed inductor (-hp-9100-1611) in series with a 0.22  $\mu$ H to 0.33  $\mu$ H variable inductor (-hp-9100-1379) or a single 0.35  $\mu$ H to 0.55  $\mu$ H variable inductor (-hp-9100-3294). At the factory, A3/A4L1 is adjusted to produce a Log A or Log B reading of + 6.3 dB V with 2 V rms, 13 MHz applied to the A or B INPUT.*

#### 5-49. Factory Selected Components.

5-50. Certain components within the 3575A are individually selected at the factory to compensate for slightly varying circuit parameters. These components are identified by an asterisk (\*) in the parts list and schematic diagrams and a typical value is shown. Table 5-5 is a list of the factory selected components, their functions and typical value ranges.

Table 5-5. Factory Selected Components.

Designator	Function	Typical Value Range
A3/A4R31*	Sets range of Log Amplifier Gain Adjust, A3/A4R32. Increasing R31* increases gain. Normal values range from 3.01 K to 4.99 ; however, values up to 19.1 K can be used. Change R31* only if proper gain adjustment (Paragraph 5-41) cannot be obtained.	3.01 K to 19.1 K
A6 C8* - C13* A7 C8*, C15* A9 C8*, C15* A10 C8*, C15* A11 C6* - C9*	Provision is made for adding these capacitors to permit the use of IC operational amplifiers that require high frequency compensation.	30 pF to 100 pF (If required)

**5-51. GENERAL SERVICING INFORMATION.**

5-52. This portion of Section V contains instructions for removing and replacing assemblies and components, servicing etched circuit boards and cleaning the display window.

**5-53. Cautions.**

5-54. The following precautions should be taken when removing, replacing or handling 3575A assemblies and components. Failure to observe these precautions can result in damage or degraded performance.

a. Turn off the 3575A before removing or replacing a printed-circuit assembly.

b. When replacing Assemblies A1 through A6, be careful not to pinch cables between the assembly cover and the card-nest frame.

c. The following assemblies must be CLEAN HANDLED:

- 1) Preamplifier Assemblies A1/A2
- 2) Log Converter Assemblies, A3/A4
- 3) Phase Control Filter Assembly, A7
- 4) Output Filter Assemblies, A9/A10

**5-55. Assembly Removal.**

5-56. The following procedures outline the steps required to remove each of the major assemblies within the instrument. Assemblies can be replaced by reversing the procedures.

**5-57. Preamplifier Assembly (A1/A2) Removal.**

a. Remove the screws that fasten the A1/A2 top cover to the card-nest frame.

b. Unplug cable W3/W4 by pulling upward at A1/A2 J2 (OUTPUT TO LOG CONV).

c. Carefully remove A1/A2 by pulling upward on the tabs at the ends of the A1/A2 top cover.

d. The input cable must be taken out of its slot at the top of the board and output cable disconnected to allow A1/A2 to be mounted on the 22-pin PC extender (-hp-5060-5989) supplied with the instrument. If A1/A2 is to be placed on the extender, first install the extender in the A1/A2 socket. Then place A1/A2 on the extender and reconnect output cable W3/W4.

e. If it is necessary to remove A1/A2 completely, disconnect the input cable from A1/A2. To disconnect the cable, remove the screw that fastens the cable shield to the ground lug and unsolder the center conductor from the stand-off pin.

**5-58. Log Converter Assembly (A3/A4) Removal.**

a. Remove the six screws that fasten the A3/A4 top cover to the card-nest frame.

b. Unplug cable W3/W4 from the Preamplifier board by pulling upward at A1/A2 J2 (OUTPUT TO LOG CONV).

c. Carefully remove A3/A4 by pulling upward on the tabs at the ends of the A3/A4 top cover.

d. The input and output cables are long enough to allow A3/A4 to be mounted on the 22-pin PC Extender (-hp-5060-5989) supplied with the instrument. If A3/A4 is to be placed on the extender, first install the extender in the A3/A4 socket. Then place A3/A4 on the extender and reconnect input cable W3/W4.

e. If it is necessary to remove A3/A4 completely, remove the screw that fastens the shield of output cable W5/W6 to the A3/A4 top cover and disconnect the cable leads from A3/A4 J2.

**5-59. Phase Detector Assembly (A5) Removal.**

a. Remove the six screws that fasten the A5 top cover to the card-nest frame.

b. Remove the A6 assembly and carefully unplug cable W7 from the Current Source board at A6J1 (INPUT FROM PHASE DETECTOR).

c. Being careful to avoid straining the other two cables connected to A5, remove A5 by pulling upward on the tabs at the ends of the A5 top cover.

d. The cables going to A5 are long enough to allow A5 to be mounted on the 22-pin Extender (-hp-5060-5989) supplied with the instrument. If A5 is to be placed on the extender, first install the extender in the A5 socket. Then place A5 on the extender and reconnect cable W7 to the Current Source Board.

e. If it is necessary to remove A5 completely, remove the screws that fasten input cables W5 and W6 to the A5 top cover. Disconnect W5 and W6 from A5 J2 and J3. When reinstalling A5 be sure that the input cable from channel A (A3) is connected to the pins marked A and  $\bar{A}$  and the input cable from channel B is connected to the pins marked B and  $\bar{B}$ .

**5-60. Current Source Assembly (A6) Removal.**

a. Remove the six screws that fasten the A6 top cover to the card-nest frame.

b. Unplug cable W7 by pulling upward at A6J1 (INPUT FROM PHASE DET).

c. Being careful to avoid straining cable W5 which runs from A3 to A5 across the top of A6, remove A6 by pulling upward on the tabs at the ends of the A6 top cover.

d. Input cable W7 is long enough to allow A6 to be mounted on the 22-pin PC extender (-hp- 5060-5989) supplied with the instrument. If A6 is to be placed on the extender, first install the extender in the A6 socket (route W5 around the extender). Then place A6 on the extender and reconnect input cable, W7.

#### 5-61. Removal of Assemblies A8 through A11 and A14.

a. Remove the Retainer Strap (MP 35, Figure 6-1).

b. Remove the board by lifting the extractors at the ends of the board. Note that the extractors are color coded to identify the assembly number. The extractor colors match the corresponding guides on the main frame.

**5-62. Interface Substitution Board, A16A.** The Interface Substitution Board, A16A, is a PC card that is used to make connections between the front panel controls and the Function Switching Assembly (A8) in the absence of the Interface Assembly, A16B (A16B is in Options 002 and 003). When installing A16A, be sure that the side marked "FACE THIS SIDE TOWARD FRONT" is facing the front panel. Reversing A16A will not damage the instrument but will cause the front panel controls to be inoperative.

#### 5-63. Interface Assembly (A16B - Options 002, 003) Removal.

a. Remove the two screws that fasten the Interface connector to the rear panel (large Phillips head screws).

b. While supporting A16B with one hand, unplug A19 from A16B by pulling outward on the Interface connector.

c. Remove the A16B board by lifting the extractors at the ends of the board.

d. For troubleshooting, place A16B on the 22-pin PC Extender supplied with the instrument Plug A19 into A16B if remote connections are required.

**5-64. Removing the Front Panel, Panel Meters and A12.** Refer to the procedure outlined in Figure 5-5.

#### NOTE

*For panel meter/interconnect board combinations in earlier instruments, obtain Service Note 3575A-4, "Original Configuration of panel meter and Interconnect Boards", from your -hp- Sales and Service Office.*

#### 5-65. Component Replacement.

5-66. When replacing components in the 3575A, observe the general guidelines listed in Paragraph 5-69. In addition, note the following:

a. The reed relays on the Preamplifier Assemblies, A1 and A2, are of the plug-in type. To remove a reed relay, use a pair of long-nosed pliers and gently lift each end of the relay until it is unplugged.

b. To remove the Hybrid Log Amplifiers, A3/A4 IC1, proceed as follows:

1) Remove the screw that fastens the IC1 heat sink to the A3/A4 top cover.

2) Remove the two nuts located directly below IC1 on the circuit side of the board.

3) Carefully unplug IC1 from its socket.

c. When replacing transistors and IC's, note the lead configuration and position of the defective component and orient the replacement component in the same manner as the original. Dots are provided on the PC boards to show the orientation of IC's. For IC's in the 8-pin circular package, the dot indicates the tab (pin 8) position. For IC's in the dual-in-line package, the dot indicates pin 1.

d. Dots are provided on the PC boards to show the orientation of electrolytic capacitors and diodes. For electrolytic capacitors, the dot indicates the positive lead. For diodes, the dot indicates the cathode lead.

#### 5-67. Servicing Etched Circuit Boards.

5-68. The Standard Model 3575A contains 19 printed-circuit (PC) assemblies. The -hp- part number is printed on each assembly for identification. Identical assemblies such as A1/A2, A3/A4 and A9/A10 are interchangeable and have identical part numbers. Refer to Section VI for parts replacement and -hp- part number information.

5-69. The printed-circuit boards in the 3575A are of the plated through type. The electrical connection between two sides of a board is made by a layer of metal plated through the component hole. When servicing printed-circuit boards, observe the following guidelines:

a. Use a low-heat (25 to 30 watts) small-tip soldering iron, and small diameter rosin-core solder.

b. Remove components and clean component holes using a desoldering tool.

c. Do not overheat the PC connections (pads).


d. To replace components, shape new leads and insert them in lead holes. Reheat connections and apply a small amount of solder as required to insure a good electrical connection.

e. Clean excessive flux from the connection and adjoining area.

#### 5-70. Cleaning the Display Window.

5-71. When cleaning the Display Window, do not use harsh chemicals or abrasives. Use a soft cloth along with clear water or a diluted window cleaner.





- a. Remove the Top Cover.
- b. Remove the Top Panel-Trim.
- c. Remove the Center Trim (slide upward).
- d. If the Front Panel is to be removed, perform Step e; if not, proceed to Step f.
- e. Pull upward on the Front Panel to unplug the Front Panel Switching Assembly. Allow the Front Panel to tilt toward you and rest on the bench with the rear of the panel facing upward. If the Front Panel Switching Assembly is to be removed, proceed as follows:
  - 1) Remove the knobs from the front panel controls.
  - 2) Remove the five nuts that fasten the control switches to the Front Panel.
- f. Remove the Bottom Cover.
- g. Remove the Bottom Panel-Trim.
- h. Remove the red Display Window and the black Display Mask.
- i. Remove the aluminum Display Panel (4 straight-slot screws).
- j. The Panel Meter(s) can now be unplugged and removed from the instrument. When removing or replacing a Panel Meter, support A12 to prevent it from being damaged due to strain.
- k. Once the Panel Meters are removed, the A12 board can be removed by removing the Retainer Strap (MP35, Figure 6-1) and lifting the extractors at the ends of the board.
- l. To gain access to boards within the Panel Meter, proceed as follows:
  - 1) Unplug the Panel Meter as outlined in Step j.
  - 2) Slide the Panel Meter out of its dust cover.
  - 3) For Panel Meter troubleshooting, place A12 on a 22-pin PC Extender and plug the Panel Meter into A12.

Figure 5-5. Removing the Front Panel, Panel Meters and A12.

## 5-72. TROUBLESHOOTING.

5-73. This portion of Section V contains information and procedures designed to assist in the isolation of malfunctions. The information presented is based on a systematic analysis of the instrument circuits and, if followed, will minimize troubleshooting time.

### 5-74. Guidelines.

5-75. Before troubleshooting the 3575A, observe the following guidelines:

a. Perform the adjustments outlined in Paragraphs 5-25 through 5-48. Some apparent malfunctions can be corrected by these adjustments or the inability to obtain correct adjustment will often reveal the source of trouble.

b. Check the power supplies (Paragraph 5-27) before troubleshooting other sections.

c. Check for burned or loose components, loose connections or any other obvious condition that might be a source of trouble.

### 5-76. Symptoms.

5-77. Obtain as many front panel symptoms as possible. Check the performance of the 3575A and obtain the following failure information:

a. Does the trouble affect amplitude readings? If yes, disregard phase and refer to the Amplitude Troubleshooting Tree (Figure 5-8). The Amplitude Troubleshooting Tree will help isolate the trouble to a stage or component or will lead to the Digital Panel Meter Troubleshooting Tree (Figure 5-9).

b. Does the trouble affect *phase* readings *only*? If yes, refer to the Phase Troubleshooting Tree (Figure 5-10). The Phase Troubleshooting Tree will help isolate the trouble to a stage or component or will lead to the Phase Logic Troubleshooting Tree (Figure 5-11).

### 5-78. Troubleshooting Trees.

5-79. The four troubleshooting trees, Figure 5-8 through 5-11, are located on fold-outs at the end of this section. When entering a troubleshooting tree, always start at the point labeled "START". Do not attempt to start in the middle of a tree. Checks outlined in each troubleshooting tree will lead to another troubleshooting tree or to one of the following:

- "Probable Cause"
- "Recheck Symptoms"

5-80. "Probable Cause." The "Probable Cause" information only indicates the most likely failure areas and designated components are not necessarily the exact cause of trouble. The "Probable Cause" information should be

used in conjunction with the voltages and waveforms on the schematic diagrams to further pinpoint the source of trouble.

5-81. "Recheck Symptoms." The "Recheck Symptoms" blocks indicate that preceding checks do not reveal any specific malfunction. When confronted with a "Recheck Symptom" block, recheck the performance of the instrument to verify that the original symptom is still present. If the original symptom persists, repeat the checks outlined in the troubleshooting trees while watching for marginal indications. If the trouble still cannot be localized, troubleshoot using the voltages and waveforms on the schematic diagrams. Contact the nearest -hp- Service Office or Customer Service facility if assistance is required.

### 5-82. Measurement Conditions.

5-83. The voltages and waveforms shown on the schematics and troubleshooting trees were obtained with a 1 V rms (+6 dBV), 1 kHz sine wave applied to both inputs. If symptoms do not appear with 2 V rms, 1 kHz inputs, troubleshoot using inputs that produce symptoms. Keep the input level as high as possible and the input frequency as close to 1 kHz as possible. Note that some of the waveshapes and voltages may differ when inputs other than 2 V rms, 1 kHz are used.

### 5-84. Control Settings.

5-85. When using the troubleshooting trees with 2 V rms, 1 kHz inputs, the 3575A controls should be set as follows:

```

DISPLAY .....AMPLITUDE
                    (for amplitude problem)
DISPLAY .....PHASE
                    (for phase problem)
AMPLITUDE FUNCTION..... A
                    (or as specified)
Voltage Range ..... 0.2 mV - 2 V
                    (both channels)
FREQUENCY RANGE .10 Hz - 100 kHz
PHASE REFERENCE ..... + A
                    (or as specified)

```

### 5-86. Power Supply Troubleshooting.

5-87. The 3575A contains six major power supplies that furnish regulated voltage to the various assemblies throughout the instrument. The raw supplies are located on the Power Supply Mother Board, A15, and the regulator circuits for these supplies are located on the Power Supply Assembly, A14. In addition, the Log Converter Assemblies, A3 and A4, contain separate regulator circuits which supply + 2 Vdc to the Hybrid Log Amplifiers. The + 2 V regulators receive preregulated voltage from the + 3.8 Vdc supply on A14.

5-88. Before troubleshooting the 3575A, perform the + 12 V Reference Adjustment (Paragraph 5-25) and check the power supply voltages as outlined in Paragraph 5-28.

Additional checks can be performed using the power supply data listed in Table 5-6. If any of the supply voltages are out of tolerance, troubleshoot the corresponding power supply or regulator circuit by checking for the dc voltages shown on the schematics.

**NOTE**

All of the regulators on A14 are directly or indirectly referenced to +12 Vdc. The +12 Vdc reference must, therefore, be properly adjusted to establish the accuracy of the other supply voltages. In addition, all of the IC regulators on A14 use +12 Vdc and -12 Vdc and a failure in either of these supplies can affect the other supply voltages.

**5-89. No Load Checks.** The Power Supply Assembly, A14, is equipped with separate input and output connectors to permit the supplies to be checked under no load conditions. The 2X10-pin connector on the left-hand side of A14 receives unregulated inputs from the raw supplies on A15. The 12-pin connector on the right-hand side of A14 outputs the regulated voltages from A14 to the main Mother Board Assembly, A17.

5-90. To check the supplies under no load conditions, proceed as follows:

- a. Place A14 on a 2X10-pin PC Extender (-hp-5060-5987). Leave the 12-pin output connector disconnected.
- b. Connect a short clip lead between chassis ground and pins 11 and 12 of the 12-pin connector on A14.
- c. Using a DC voltmeter, measure the regulated output voltages at pins 4 through 10 of the 12-pin connector on A14. The dc voltages should be as follows:

Pin	Voltage
4	+5 V ± 0.02 Vdc
5	-5.3 V ± 0.1 Vdc
6	-6 V ± 0.02 Vdc
7	-6 V ± 0.02 Vdc
8	+3.8 V ± 0.1 Vdc
9	-12 V ± 0.04 Vdc
10	+12 V ± 3 mVdc *

\* Adjustable

**5-91. Troubleshooting the +12 V and -12 V Supplies.** Due to the interaction between the +12 V and -12 V supplies, it is sometimes difficult to isolate failures in these

supplies. If difficulty is encountered, check suspected components with an ohmmeter or transistor checker, replace A14IC1 and IC2 or isolate the trouble using an external dc source as outlined in the following procedure:

**RECOMMENDED EQUIPMENT:**

- DC Digital Voltmeter (-hp- Model 3450A)
- ± 12 Vdc Variable Power Supply (-hp- Model 467A)

- a. Check to be sure that the raw supply voltages are present at XA14A pins 9 (+19 Vdc) and B (-19 Vdc).
- b. Disconnect one end of A14R1.
- c. Place A14 on a 2X10 PC Extender (-hp- 5060-5987). Leave the 12-pin output connector disconnected.
- d. Connect a short clip lead between chassis ground and pins 11 and 12 of the 12-pin connector on A14.
- e. Connect the DC Digital Voltmeter to pin 9 of the 12-pin connector on A14.
- f. Apply +12 Vdc from an external power supply to pin 10 of the 12-pin connector on A14.
- g. The DVM reading should not be -12 V dc. If -12 V dc is present, leave the external power supply connected and troubleshoot the +12 V regulator circuit by checking for the dc voltages shown on Schematic No. 8. If -12 V dc is not present, perform the following steps.
- h. Disconnect the external power supply and reconnect A14R1. Disconnect one end of A14R8.
- i. Connect the DVM to pin 10 of the 12-pin connector on A14.
- j. Apply -12 Vdc from an external power supply to pin 9 of the 12-pin connector on A14.
- k. The DVM reading should now be +12 Vdc. If +12 Vdc is present, leave the external power supply connected and troubleshoot the -12 V regulator circuit by checking for the dc voltages shown on the schematics. If +12 Vdc is not present, there are failures in both regulator circuits.



**Table 5-6. Power Supply Ratings.**


Power Supply	Test Point	Voltage Limit	Ripple (p-p)	Line Regulation (115 V/230 V ± 10 %)	Nominal Load Current
+12 V *	A7P1 Pin 6	+11.997 V to +12.003 V	1 mV	± 1 mV	180 mA
-12 V	A7P1 Pin F	-11.960 V to -12.040 V	1 mV	± 1 mV	180 mA
-6 V (A)	A7P1 Pin D	-5.980 V to -6.020 V	1 mV	± 0.1 mV	200 mA
-6 V (B)	A7P1 Pin 4	-5.980 V to -6.020 V	1 mV	± 0.1 mV	200 mA
+5 V	A7P1 Pin 21	+4.980 V to +5.020 V	1 mV	± 0.1 mV	1 A **
-5.3 V	A7P1 Pin Y	-5.200 V to -5.400 V	1 mV	± 0.1 mV	350 mA
+3.8 V	A7P1 Pin 3	+3.700 V to +3.900 V	3 mV	± 0.2 mV	300 mA


\* Adjustable (A14R6)

\*\* Load increases to 1.5 A in Option 001 instruments and to 2 A in Option 002, 003 instruments.

Figure 5-6. Location of Main Assemblies and Adjustments.  
Figure 5-7. Location of Panel Meter Adjustments.











Figure 5-8. Amplitude Troubleshooting Tree.  
5-23/5-24




**MEASUREMENT CONDITIONS:**  
 1. 2 V rms (+ 6 dBV), 1 kHz APPLIED TO BOTH CHANNELS.  
 2. DISPLAY: AMPLITUDE  
 3. AMPLITUDE FUNCTION: A  
 4. VOLTAGE RANGE: 0.2 mV - 2 V (BOTH CHANNELS).  
 5. FREQUENCY RANGE: 10 Hz - 100 kHz.

**SIGNAL SOURCE:**  
 FREQUENCY SYNTHESIZER (hp- 3320B)

**NOTES**

1. IF TROUBLE APPEARS ON ONE VOLTAGE RANGE ONLY, PROBABLE CAUSE: A1/A2 K1, K2 OR A8Q1 - C6.
2. CHANNEL A = A1, A3  
CHANNEL B = A2, A4
3. IF INSTRUMENT IS OPTION 001 OR 002, IS B AMPLITUDE ON THE SECOND PANEL METER READING + 0.6 dBV ± 1 dB?





#### NOTES

1. IF TROUBLE APPEARS ON ONE VOLTAGE RANGE ONLY, PROBABLE CAUSE: A1/A2 K1, K2 OR A8Q1 - Q6.
2. CHANNEL A = A1, A3  
CHANNEL B = A2, A4
3. IF INSTRUMENT IS OPTION 001 OR 002, IS B AMPLITUDE ON THE SECOND PANEL METER READING + 0.6 dBV ± 1 dB?










Figure 5-9. Digital Panel Meter Troubleshooting Tree.  
5-25/5-26



Approx 175 μsec

NOTE TRIGGER ON M/Z LOW TO CROSSOVER






Figure 5-10. Phase Troubleshooting Tree.  
5-27/5-28




**MEASUREMENT CONDITIONS:**

- 1) 2 V rms, 1 kHz APPLIED TO BOTH INPUTS.
- 2) INPUT SIGNALS IN PHASE.
- 3) DISPLAY SWITCH OR AMPLITUDE B/PHASE SWITCH SET TO PHASE.
- 4) VOLTAGE RANGE: 0.2 mV - 2 V (BOTH CHANNELS).
- 5) FREQUENCY RANGE: 10 Hz - 100 kHz.
- 6) PHASE REFERENCE - A

**SIGNAL SOURCES:**


FREQUENCY SYNTHESIZER (hp-3320B)  
 TEST OSCILLATOR (hp-651B)  
 VARIABLE PHASE GENERATOR (hp-203A)




**FIGURE 1**

**SCOPE SETTINGS FOR FIGURES 1 AND 2.**

Vertical - 5 V/CM  
 Horizontal - 2 ms/CM  
 Trigger - Ext.  
 + Slope  
 Trigger on - Input from Signal Source



**FIGURE 2**





**FIGURE 3**

**NOTES**


**NOTE 1:** TWO METHODS CAN BE USED TO PERFORM THE FOLLOWING TEST:  
 METHOD 1: SET THE VARIABLE PHASE FUNCTION GENERATOR TO A PHASE SHIFT. ADJUST PHASE SHIFT TOWARD THE VALUE OF SOMEWHERE NEAR  $+180^\circ$ . THE PHASE READING WILL CHANGE FROM  $+180^\circ$  TO  $-180^\circ$ .  
 METHOD 2: WITH THE INPUT JUMPER ON A111TP2, CONNECT WIPERS TO A111TP2 AND SET A6S1 TO CAL 2. THE PHASE READING WILL BE  $+180^\circ$ . CONNECT DC SUPPLY TO A111TP3 AND ADJUST DC SUPPLY FROM 2.0 V TO +2.00 V DC. AS THE PHASE READING CHANGES, THE PHASE READING WILL CHANGE TO  $-180^\circ$ .  
 ENTER THE PHASE READING SHIFT AS DESCRIBED IN METHOD 1 OR METHOD 2.

**NOTE 2:** TWO METHODS CAN BE USED TO PERFORM THE FOLLOWING TEST:  
 METHOD 1: SET THE VARIABLE PHASE GENERATOR TO A PHASE SHIFT IN THE POSITIVE DIRECTION. SOMEWHERE NEAR  $+180^\circ$ . THE PHASE READING WILL SHIFT TO  $+168^\circ$  OR  $+172^\circ$ .  
 METHOD 2: SET THE DC SUPPLY TO +2.00 V. ADJUST THE DC SUPPLY IN THE POSITIVE DIRECTION. SOMEWHERE NEAR  $+2.00$  V, THE PHASE READING SHOULD CHANGE FROM  $+180^\circ$  TO  $+172^\circ$  OR  $+168^\circ$ .  
 ENTER THE PHASE READING SHIFT AS DESCRIBED IN METHOD 1 OR METHOD 2.






**A3 or A4**  
 hp Part No. 03575-66503  
 Rev. C



**A5**  
 hp Part No. 03575-66505  
 Rev. A



**A11**  
 hp Part No. 03575-66511  
 Rev. A


Rev. B

**MEASUREMENT CONDITIONS:**

1) NO SIGNAL INPUTS APPLIED.

2) PHASE REFERENCE: + A

3) DISCONNECT THE INPUT JUMPER ON A11 AND CONNECT DC SUPPLY, SET TO 0 V, TO A11TP1. CONNECT A11TP2 TO A11TP4.



**NOTE:** A logical "1" is + 2.4 to 5.0 V DC.  
A logical "0" is 0 to 0.4 V DC.


3575 B-2830

Figure 5-11. Phase Logic Troubleshooting Tree.  
5-29/5-30



LOGIC LEVELS FOR A11IC1, IC2, IC3 AND IC5.

IC NO.	PIN NO.	INPUT LEVELS (A11TP1)	
		+ 2.00 V	- 2.00 V
1	6	1	0
1	11	0	1
2	6	1	0
2	8	0	1
2	12	0	1
3	6	1	0
3	11	1	0
5	1	0	0
5	4	1	0
5	10	1	0
5	13	0	0



A11  
 hp Part No. 03575-66511  
 Rev A

# SECTION VI REPLACEABLE PARTS

## 6-1. INTRODUCTION.

6-2. This section contains information for ordering replacement parts. Table 6-1 lists parts in alphabetic order of their reference designators and indicates the description, hp-part number of each part, together with any applicable notes, and provides the following:

- a. Total quantity used in the instrument (Qty column). The total quantity of a part is given the first time the part number appears.
- b. Description of the part. (See list of abbreviations below.)
- c. Typical manufacturer of the part in a five-digit code. (See Appendix A for list of manufacturers.)
- d. Manufacturers part number.

6-3. Miscellaneous parts are listed at the end of Table 6-1.

## 6-4. ORDERING INFORMATION.

6-5. To obtain replacement parts, address order or inquiry to your local Hewlett-Packard Field Office. (See Appendix B for list of office locations.) Identify parts by their Hewlett-Packard part numbers. Include instrument model and serial numbers.

## 6-6. NON-LISTED PARTS.

6-7. To obtain a part that is not listed, include:

- a. Instrument model number.
- b. Instrument serial number.
- c. Description of the part.
- d. Function and location of the part.

## 6-8. PROPRIETARY PARTS.

6-9. Items marked by a dagger (†) in the reference designator column are available only for repair and service of Hewlett-Packard instruments.

ABBREVIATIONS	
Ag	silver
Al	aluminum
A	ampere(s)
Au	gold
C	capacitor
cer	ceramic
coef	coefficient
com	common
comp	composition
conn	connection
dep	deposited
DPDT	double pole double throw
DPST	double pole single throw
elect	electrolytic
encap	encapsulated
F	farad(s)
FET	field effect transistor
fixd	fixed
GaAs	gallium arsenide
GHz	gigahertz - 10 <sup>9</sup> hertz
gd	guard(s)
Ge	germanium
gnd	ground(ed)
H	henry(ies)
Hg	mercury
Hz	hertz (cycles) per second
ID	inside diameter
imp	impregnated
incd	incandescent
ins	insulation(ed)
kΩ	kilohm(s) - 10 <sup>3</sup> ohms
kHz	kilohertz - 10 <sup>3</sup> hertz
L	inductor
lin	linear taper
log	logarithmic taper
mA	milliampere(s) - 10 <sup>-3</sup> amperes
MHz	megahertz - 10 <sup>6</sup> hertz
MΩ	megohm(s) - 10 <sup>6</sup> ohms
met film	metal film
mfr	manufacturer
ms	millisecond
mtg	mounting
mV	millivolt(s) - 10 <sup>-3</sup> volts
μF	microfarad(s)
μs	microsecond(s)
μV	microvolt(s) - 10 <sup>-6</sup> volts
my	Mylar®
nA	nanampere(s) - 10 <sup>-9</sup> amperes
NC	normally closed
Ne	neon
NO	normally open
NPO	negative positive zero (zero temperature coefficient)
ns	nanosecond(s) - 10 <sup>-9</sup> seconds
nsr	not separately replaceable
Ω	ohm(s)
ord	order by description
OD	outside diameter
p	peak
pA	picoampere(s)
pc	printed circuit
pF	picofarad(s) - 10 <sup>-12</sup> farads
piv	peak inverse voltage
p/o	part of
pos	position(s)
poly	polystyrene
pot	potentiometer
p-p	peak-to-peak
ppm	parts per million
prec	precision (temperature coefficient, long term stability and/or tolerance)
R	resistor
Rh	rhodium
rms	root mean square
rot	rotary
Se	selenium
sect	section(s)
Si	silicon
sl	slide
SPDT	single-pole double throw
SPST	single pole single throw
Ta	tantalum
TC	temperature coefficient
TiO <sub>2</sub>	titanium dioxide
tog	toggle
tol	tolerance
trim	trimmer
TSTR	transistor
V	volt(s)
vacw	alternating current working voltage
var	variable
vw	direct current working voltage
W	watt(s)
w/	with
wiv	working inverse voltage
w/o	without
ww	wirewound
*	optimum value selected at factory.
†	average value shown (part may be omitted)
**	no standard type number assigned
®	selected or special type
®	Dupont de Nemours

DECIMAL MULTIPLIERS					
Prefix	Symbols	Multiplier	Prefix	Symbols	Multiplier
tera	T	10 <sup>12</sup>	centi	c	10 <sup>-2</sup>
giga	G	10 <sup>9</sup>	milli	m	10 <sup>-3</sup>
mega	M or Meg	10 <sup>6</sup>	micro	μ	10 <sup>-6</sup>
kilo	K or k	10 <sup>3</sup>	nano	n	10 <sup>-9</sup>
hecto	h	10 <sup>2</sup>	pico	p	10 <sup>-12</sup>
deka	da	10	femto	f	10 <sup>-15</sup>
deci	d	10 <sup>-1</sup>	atto	a	10 <sup>-18</sup>

DESIGNATORS					
A	assembly	FL	filter	Q	transistor
B	motor	HR	heater	QCR	transistor-diode
BT	battery	IC	integrated circuit	R	resistor
C	capacitor	J	jacks	RT	thermistor
CR	diode	K	relay	S	switch
D	delay line	L	inductor	T	transformer
DS	lamp	M	meter	TB	terminal board
E	misc electronic part	MP	mechanical part	TC	thermocouple
F	fuse	P	plug	TP	test point
				TS	terminal strip
				U	microcircuit
				V	vacuum tube, neon bulb, photocell, etc.
				W	wire
				X	socket
				XDS	transformer
				XF	fuseholder
				Y	crystal
				Z	network

STD B 2734

Table 6-1. Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1	03575-66501	2	BOARD ASSY:PRE-AMPLIFIER	28480	03575-66501
A1C1	0160-3402	4	C:FXD POLY 1.0 UF 5% 50VDCW	84411	HEW 138
A1C2	C121-0059	3	C:VAR CER 2-8 PF	28480	0121-0059
A1C3	0160-2203	2	C:FXD MICA 91 PF 5%	72136	RDM15F910J3C
A1C4	0160-3402		C:FXD POLY 1.0 UF 5% 50VDCW	84411	HEW 138
A1C5	0160-3622	45	C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A1C6	0160-2204	9	C:FXD MICA 100PF 5%	72136	RDM15F101J3C
A1C7	0170-0055	2	C:FXD MY 0.1UF 20% 200VDCW	56289	192P10402
A1C8	0160-2055	11	C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103ZS22-CDH
† A1C9	0140-0232		C:FXD MICA 480pF 1%	72136	080
A1C10	0160-0362	2	C:FXD MICA 510PF 5%	28480	0160-0362
A1C11	0160-2055		C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103ZS22-CDH
A1C12	0160-2055		C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103ZS22-CDH
A1C13			NOT ASSIGNED		
A1C14	0180-0309	3	C:FXD ELECT 4.7 UF 20% 10VDCW	56289	150D475X0010A2-OYS
A1C15	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A1C16	C180-1835	8	C:FXD TA 68 UF 20% 15VDCW	56289	150D686X0015R2-OYS
A1C17	0180-0106	9	C:FXD ELECT 60 UF 20% 6VDCW	28480	0180-0106
A1C18	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A1C19	0160-0128	12	C:FXD CER 2.2 UF 20% 25VDCW	56289	5C152C25-CML
A1C20	0180-0106		C:FXD ELECT 60 UF 20% 6VDCW	28480	0180-0106
A1C21	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A1C22	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A1C23	0180-1835		C:FXD TA 68 UF 20% 15VDCW	56289	150D686X0015R2-OYS
A1C24	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A1C25			NOT ASSIGNED		
A1C26	0160-0128		C:FXD CER 2.2 UF 20% 25VDCW	56289	5C152C25-CML
A1C27	0160-2130	2	C:FXD MICA 855pF 1% 100 VDCW	00853	080
A1C28	0160-0763		C:FXD MICA 5 PF 10% 500VDCW	28480	0160-0763
A1CR1, A1CR2	1901-0040	82	DIODE:SILICON 50MA 30WV	07263	FDG1088
A1CR3	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A1CR4	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A1CR5	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A1CR6	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A1CI1	1820-0478	4	IC:LINEAR OPERATIONAL AMPLIFIER	12040	LM 308H
A1J1	0362-0350	2	TERMINATION: CRIMP LUG	59730	GSF-156
A1J2	1251-1195	3	CONNECTOR: RF	28480	1251-1195
A1K1	0490-0366	4	SWITCH:REED RELAY SPNO CONTACT	28480	0490-0366
A1K1	0490-1046	4	RELAY:REED COIL ASSY	28480	0490-1046
A1K2	0490-0366		SWITCH:REED RELAY SPNO CONTACT	28480	0490-0366
A1K2	0490-1046		RELAY:REED COIL ASSY	28480	0490-1046
† A1L1	9100-1644	2	COIL: MOLDED CHOKE 330 OHM 5%	82142	19-1331-23J
A1L2 thru A1L5	9170-0894		BEAD: SHIELDING CORE MAGNETIC	28480	9170-0894
A1MP1	1400-0760	8	CLIP: MOUNTING ASSY (SET OF 3)	28480	1400-0760
A1Q1	1854-0071	28	TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A1Q2	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A1Q3	1855-0081	5	TSTR:SI FET	80131	2N5245
A1Q4	1853-0203	8	TSTR:SI PNP	28480	1853-0203
A1Q5	1853-0203		TSTR:SI PNP	28480	1853-0203
A1Q6	1854-0354	2	TSTR:SI NPN	28480	1854-0354
A1Q7	1853-0203		TSTR:SI PNP	28480	1853-0203
A1Q8	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A1Q9	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A1Q10	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A1R1	0684-1031	23	R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A1R2	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A1R3	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A1R4	2100-2633	2	R:VAR CERMET 1K OHM 10% LIN 1/2W	28480	2100-2633
A1R5	0757-0187	2	R:FXD MET FLM 900K OHM 0.1% 1/2W	28480	0757-0187
A1R6	0698-4158	2	R:FXD FLM 100K OHM 0.1% 1/8W	28480	0698-4158
A1R7	0684-1011	21	R:FXD COMP 100 OHM 10% 1/4W	01121	CB 1011
A1R8	0684-1061	15	R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A1R9	0684-1041	51	R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A1R10	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
† A1R11	0757-0282		R:FXD MET FLM 221 OHM 1% 1/8W	28480	0757-0282
A1R12	0684-1001	10	R:FXD COMP 10 OHM 10% 1/4W	01121	CB 1001
A1R13	0684-1001		R:FXD COMP 10 OHM 10% 1/4W	01121	CB 1001
A1R14	0757-0280	8	R:FXD MET FLM 1K OHM 1% 1/8W	28480	0757-0280
A1R15	0757-0401		R:FXD COMP 100 OHM 10% 1/8W	14674	C4-I-0
A1R16	0757-0280		R:FXD MET FLM 1K OHM 1% 1/8W	28480	0757-0280
A1R17	0698-4424	2	R:FXD FLM 1400 OHM 1% 1/8W	28480	0698-4424
A1R18	0684-1011		R:FXD COMP 100 OHM 10% 1/4W	01121	CB 1011
A1R19	0684-1001		R:FXD COMP 10 OHM 10% 1/4W	01121	CB 1001
A1R20	0684-1001		R:FXD COMP 10 OHM 10% 1/4W	01121	CB 1001
† A1R21	0698-4469		R:FXD FLM 1.15 K OHM 1% 1/8W	28480	0698-4469

† See Appendix C, Manual Backdating, Change 1, 2

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
+A1R22	0698-4391	2	R:FXD FLM 68.8 OHM 1% 1/8W	91637	CMF-1/10-32 T-1
+A1R23	0698-3557		R:FXD FLM 806 OHM 1% 1/8W	91637	MF-1/10-32 T-1
A1R24	0757-0273	8	R:FXD MET FLM 3.01K OHM 1% 1/8W	28480	0757-0273
A1R25	0698-3515	2	R:FXD FLM 5900 OHM 1% 1/8W	28480	0698-3515
A1R26	0698-4480	4	R:FXD MET FLM 15.8K OHM 1% 1/8W	28480	0698-4480
A1R27	0698-4486	2	R:FXD MET FLM 24.9K OHM 1% 1/8W	28480	0698-4486
A1R28	0698-4499	2	R:FXD FLM 54.9K OHM 1% 1/8W	28480	0698-4499
A1R29	0757-0283	4	R:FXD MET FLM 2.00K OHM 1% 1/8W	28480	0757-0283
A1R30	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A1R31	0698-5101	8	R:FXD COMP 33 OHM 10% 1/4W	01121	CB 3301
A1R32	0698-5101		R:FXD COMP 33 OHM 10% 1/4W	01121	CB 3301
A1R33	0698-5101		R:FXD COMP 33 OHM 10% 1/4W	01121	CB 3301
A1R34	0698-5101		R:FXD COMP 33 OHM 10% 1/4W	01121	CB 3301
A1R35	0698-4480		R:FXD MET FLM 15.8K OHM 1% 1/8W	28480	0698-4480
A1R36	0698-3519	2	R:FXD MET FLM 12.4K OHM 1% 1/8W	28480	0698-3519
A1R37	0698-3548	5	R:FXD MET FLM 732 OHM 1% 1/8W	28480	0698-3548
A1R38	0757-0465	14	R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
+A1R39	0698-3122		R:FXD FLM 412 OHM 1% 1/8W	91637	CMF-1/10-32 T-1
A1R40	2100-2516		R:VAR CER 100K OHM 10% LIN 1/2W	28480	2100-2516
A1R41	0698-4499		R:FXD FLM 54.9K 1% 1/8W	28480	0698-4499
A1R42	0698-4396		R:FXD FLM 806 OHM 1% 1/8W	28480	0698-4396
A1R43	0698-4374		R:FXD FLM 29.4 OHM 1% 1/8W	28480	0698-4374
A2 (SAME AS A1)	03575-66501		BOARD ASSY: PRE-AMPLIFIER	28480	03575-66501
A3	03575-66503		BOARD ASSY: LOG CONVERTER	28480	03575-66501
+A3C1	0160-3622		C:FXD CER 0.1UF +80% -20% 100VDCW	72982	8131-100-651-104Z
A3C2	0160-3787	4	C:FXD POLY 1.0 UF 10% 50VDCW	28480	0160-3787
A3C3	0160-2218	2	C:FXD MICA 1000 PF 5%	28480	0160-2218
A3C4	0160-2204		C:FXD MICA 100PF 5%	72136	RD15F101J3C
A3C5	0160-3787		C:FXD POLY 1.0 UF 10% 50VDCW	28480	0160-3787
A3C6	0160-0127	2	C:FXD CER 1.0 UF 20% 25VDCW	56289	5C13CS-CML
A3C7	0140-0180	2	C:FXD MICA 2000 PF 2%	28480	0140-0180
A3C8	0160-2530	2	C:FXD MICA 180 PF 2% 300VDCW	00853	RD15F181G35
A3C9	0160-3435	2	C:FXD MY 0.047 UF 10% 50VDCW	28480	0160-3435
+A3C10	0160-3622		C:FXD CER 0.1UF +80% -20% 100VDCW	72982	8131-100-651-104Z
A3C11	0160-2322	2	C:FXD MICA 18 PF 5% 100VDCW	00853	RD15C180J15
A3C12	0140-0202	4	C:FXD MICA 15 PF 5% 500VDCW	28480	0140-0202
A3C13	0140-0202		C:FXD MICA 15 PF 5% 500VDCW	28480	0140-0202
A3C14	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C15	0180-1701	4	C:FXD ELECT 6.8 UF 20% 6VDCW	28480	0180-1701
A3C16	0160-2204		C:FXD MICA 100PF 5%	72136	RD15F101J3C
A3C17	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C18	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C19	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C20	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C21	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C22	0160-0128		C:FXD CER 2.2 UF 20% 25VDCW	56289	5C152C25-CML
A3C23	0160-0128		C:FXD CER 2.2 UF 20% 25VDCW	56289	5C152C25-CML
A3C24	0180-1701		C:FXD ELECT 6.8 UF 20% 6VDCW	28480	0180-1701
A3C25	0140-0200	8	C:FXD MICA 390 PF 5%	72136	RD15F391-J3C
A3C26	0180-2419	6	C:FXD TANT. 470 UF 20% 10VDCW	56289	1090477X0010F2
A3C27	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C28	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A3C29	0160-0128		C:FXD CER 2.2 UF 20% 25VDCW	56289	5C152C25-CML
A3C30	0180-0229	12	C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229
A3C31	0160-0128		C:FXD CER 2.2 UF 20% 25VDCW	56289	5C152C25-CML
A3CR1	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR2	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR3	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR4	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR5	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR6	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR7	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR8	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR9	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A3CR10	1901-0040		DIODE: SILICON 30WV	07263	FDG1088
A3IC1	1813-0002	2	IC:HYBRID	28480	1813-0002
A3IC2	1820-0478		IC:LINEAR OPERATIONAL AMPLIFIER	12040	LM 308H
A3IC3	1826-0059	8	IC:LINEAR OPER. AMPL.	12040	LM201AD
A3IC4	03575-80001	2	TRANSISTOR ARRAY:SI NPN	28480	03575-80001
A3IC5	1858-0019	3	TSTR ARRAY:DUAL INDEP. DIFFERENTIAL	02735	CA 3054
A3IC6	1826-0059		IC:LINEAR OPER. AMPL.	12040	LM201AD
A3J2	1251-1636	4	CONNECTOR:SINGLE MALE CONTACT	28480	1251-1636
A3J2	0360-1715	4	TERMINAL:SOLDER STUD 0.040" SHANK DIA	00000	080
A3L1	9100-3284	2	INDUCTOR:FXD 0.35-0.55 UH	28480	9100-3284
A3L2	9140-0018	4	COIL:FXD 1UH	99848	205-11-10
A3L3	9140-0018		COIL:FXD 1UH	99848	205-11-10
A3L4	9170-0894		BEAD:SHIELDING CORE,MAGNETIC	28480	9170-0894
A3MP1	1205-0220	2	HEAT SINK:FOR TD-5 TRANSISTOR	05820	260-105H5E
A3Q1	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A3Q2	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071

\*See Appendix C, Manual Backdating, Change 1, 2

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A3Q3	1854-0071	23	TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A3Q4	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3Q5	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3Q6	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3Q7	1853-0203		TSTR:SI PNP	28480	1853-0203
A3Q8	1853-0089	4	TSTR:SI PNP	80131	2N4917
A3Q9	1853-0089		TSTR:SI PNP	80131	2N4917
A3Q10	5080-9064	2	TSTR:SI NPN ASSY	28480	5080-9064
A3R1	0698-3558	2	R:FXD MET FLM 4.02K OHM 1% 1/8W	28480	0698-3558
A3R2	0698-3447	2	R:FXD MET FLM 422 OHM 1% 1/8W	28480	0698-3447
A3R3	0698-4445	2	R:FXD FLM 5.76K OHM 1% 1/8W	28480	0698-4445
A3R4	0684-1061	2	R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A3R5	0757-0442		R:FXD MET FLM 10.0K OHM 1% 1/8W	28480	0757-0442
A3R6	0757-0283		R:FXD MET FLM 2.00K OHM 1% 1/8W	28480	0757-0283
A3R7	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A3R8	0757-0346		4	R:FXD MET FLM 10 OHM 1% 1/8W	28480
A3R9	0757-0410		R:FXD MET FLM 301 OHM 1% 1/8W	28480	0757-0410
A3R10	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A3R11	0757-0273		R:FXD MET FLM 3.01K OHM 1% 1/8W	28480	0757-0273
A3R12	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A3R13	0898-3262	19	R:FXD FLM 40.2 OHM 1% 1/8W	91637	CMF-1/10-32 T-1
A3R14	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A3R15	0684-2721		R:FXD COMP 2700 OHM 10% 1/4W	01121	CB 2721
A3R16	0684-2721		R:FXD COMP 2700 OHM 10% 1/4W	01121	CB 2721
A3R17	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A3R18	2100-2583	2	R:VAR CERMET 10 OHM 2% LIN 1/2W	28480	2100-2583
A3R19	0757-0402	2	R:FXD MET FLM 110 OHM 1% 1/8W	28480	0757-0402
A3R20	0684-1021	8	R:FXD COMP 1000 OHM 10% 1/4W	01121	CB 1021
A3R21	0757-0161	2	R:FXD FLM 604 OHM 1% 1/8W	28480	0757-0161
A3R22	0757-0284	4	R:FXD MET FLM 150 OHM 1% 1/8W	28480	0757-0284
A3R23	0698-3437	4	R:FXD FLM 133 OHM 1% 1/8W	91637	CMF-1/10-32 T-1
A3R24	0698-4391		R:FXD FLM 69.8 OHM 1% 1/8W	28480	0698-4391
A3R25	0698-4391		R:FXD FLM 69.8 OHM 1% 1/8W	28480	0698-4391
A3R26	0698-3700		R:FXD FLM 715 OHM 1% 1/8W	28480	0698-3700
A3R27	0698-4125		R:FXD FLM 953 OHM 1% 1/8W	28480	0698-4125
A3R28	0757-0407	10	R:FXD MET FLM 200 OHM 1% 1/8W	28480	0757-0407
A3R29	2100-2632	2	R:VAR FLM 100 OHM 10% LIN 1/2W	28480	2100-2632
A3R30	0698-4459	2	R:FXD FLM 634 OHM 1% 1/8W	28480	0698-4459
A3R31	0757-0273		R:FXD MET FLM 3.01K OHM 1% 1/8W	28480	0757-0273
A3R32	2100-3338	2	R:VAR FLM 5000 OHM 10% LIN 1/2W	28480	2100-3338
A3R33	0698-3700	4	R:FXD FLM 715 OHM 1% 1/8W	28480	0698-3700
A3R34	0698-6326		R:FXD FLM 500 OHM 1% 1/8W	28480	0698-6326
A3R35	0698-6326		R:FXD FLM 500 OHM 1% 1/8W	28480	0698-6326
A3R36	0698-3440		R:FXD FLM 198 OHM 1% 1/8W	28480	0698-3440
A3R37	0757-0413		R:FXD MET FLM 392 OHM 1% 1/8W	28480	0757-0413
A3R38	0698-5546	4	R:FXD FLM 174 OHM 1% 1/8W	28480	0698-5546
A3R39	0698-5546		R:FXD FLM 174 OHM 1% 1/8W	28480	0698-5546
A3R40	0698-5545	4	R:FXD FLM 78.7 OHM 1% 1/8W	28480	0698-5545
A3R41	0698-5545		R:FXD FLM 78.7 OHM 1% 1/8W	28480	0698-5545
A3R42	0757-0405	2	R:FXD FLM 182 OHM 1% 1/8W	28480	0757-0405
A3R43	0684-1041	3	R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A3R44	0684-1001		R:FXD COMP 10 OHM 10% 1/4W	01121	CB 1001
A3R45	0698-3441		R:FXD MET FLM 215 OHM 1% 1/8W	28480	0698-3441
A3R46	0757-0407		R:FXD MET FLM 200 OHM 1% 1/8W	28480	0757-0407
A3R47	0757-0407		R:FXD MET FLM 200 OHM 1% 1/8W	28480	0757-0407
A3R48	0757-0407		R:FXD MET FLM 200 OHM 1% 1/8W	28480	0757-0407
A3R49	0757-0407		R:FXD MET FLM 200 OHM 1% 1/8W	28480	0757-0407
A3R50	2100-3339	2	R:VAR CERMET 100K OHM 10% 1/2W, Type X	28480	2100-3339
A3R51	0698-3551	4	R:FXD FLM 280K OHM 1% 1/8W	28480	0698-3551
A3R52	0698-6797	4	R:FXD FLM 660 OHM 1% 1/8W	28480	0698-6797
A3R53	0698-8161	8	R:FXD MET FLM 20K OHM 1.0% 0.1W	28480	0698-8161
A3R54	0698-8161		R:FXD MET FLM 20K OHM 1.0% 0.1W	28480	0698-8161
A3R55	0698-6797		R:FXD FLM 660 OHM 1% 1/8W	28480	0698-6797
A3R56	0698-8161		R:FXD MET FLM 20K OHM 1.0% 0.1W	28480	0698-8161
A3R57	0698-3551		R:FXD FLM 280K OHM 1% 1/8W	28480	0698-3551
A3R58	0698-8161		R:FXD MET FLM 20K OHM 1.0% 0.1W	28480	0698-8161
A3R59			NOT ASSIGNED		
A3R60	0684-0271	2	R:FXD COMP 2.7 OHM 10% 1/4W	01121	CB 27G1
A3R61	0757-0446	2	R:FXD MET FLM 15.0K OHM 1% 1/8W	28480	0757-0446
A3R62	0698-6630	2	R:FXD MET FLM 20K OHM 0.1% 1/8W	28480	0698-6630
A3R63	0698-6629	2	R:FXD FLM 60K OHM 0.1% 1/8W	28480	0698-6629
A3R64	0684-2201	2	R:FXD COMP 22 OHM 10% 1/4W	01121	CB 2201
A3R65	0684-1511	2	R:FXD COMP 150 OHM 10% 1/4W	01121	CB 1511
A3R66	0684-1011		R:FXD COMP 100 OHM 10% 1/4W	01121	CB 1011
A3R67	0684-1011		R:FXD COMP 100 OHM 10% 1/4W	01121	CB 1011

† See Appendix C, Manual Backdating, Change 1, 2

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A3R68 A3R69, R70 A3R71 A4 (SAME AS A3) A5	0684-1011 0684-3921 0698-4445 03575-66503 03575-66505	6 1	R:FXD COMP 100 OHM 10% 1/4W R:FXD COMP 3900 OHM 10% 1/4W R:FXD FLM 5.76K OHM 1% 1/8W BOARD ASSY: LOG CONVERTER BOARD ASSY: PHASE DETECTOR	01121 01121 16299 28480 28480	CB 1011 CB 3921 C4-1/8-TO-5761-F 03575-66503 03575-66505
A5C1 A5C2 A5C3 A5C4 A5C5	0150-0084 0180-1746 0160-3622 0180-0229 0160-3622	2 4	C:FXD CER 0.1 UF +80% -20% 100VDCW C:FXD ELECT 15 UF 10% 20VDCW C:FXD CER 0.1 UF +80-20% 100VDCW C:FXD ELECT 33 UF 10% 10VDCW C:FXD CER 0.1 UF +80-20% 100VDCW	72982 28480 28480 28480 28480	8131-100 651 104Z 0180-1746 0160-3622 0180-0229 0160-3622
A5C6 A5C7 A5C8 A5C9 A5C10	0180-0229 0160-3622 0180-1746 0160-3622		C:FXD ELECT 33 UF 10% 10VDCW C:FXD CER 0.1 UF +80-20% 100VDCW C:FXD ELECT 15 UF 10% 20VDCW C:FXD CER 0.1 UF +80-20% 100VDCW NOT ASSIGNED	28480 28480 28480 28480	0180-0229 0160-3622 0180-1746 0160-3622
A5C11 A5C12 A5CR1 A5CR2 A5CR3	1901-0518 1901-0518 1901-0518	6	NOT ASSIGNED NOT ASSIGNED DIODE:HOT CARRIER DIODE:HOT CARRIER DIODE:HOT CARRIER	28480 28480 28480	1901-0518 1901-0518 1901-0518
A5CR4 A5CR5 A5CR6 A5CR7 A5IC1	1901-0518 1902-0692 1901-0376 1901-0376 1820-0253	2 4	DIODE:HOT CARRIER DIODE:TC REFERENCE 6.3V 1% DIODE:SILICON 35V DIODE:SILICON 35V INTEGRATED CIRCUIT:DIGITAL ECL DUAL	28480 28480 28480 28480 04713	1901-0518 1902-0692 1901-0376 1901-0376 MC1035P
A5IC2 A5IC3 A5IC4 A5IC5 A5IC6	1820-0200 1820-0157 1820-0897 1820-0200 1820-0897	2 1 2	IC:ECL QUAD EXCL. OR GATE IC:ECL DUAL 4-INPT OR/NOR CLOCK DRIVER IC:ECL QUAD 2-INPT AND GATE IC:ECL QUAD EXCL. OR GATE IC:ECL QUAD 2-INPT AND GATE	04713 04713 04713 04713 04713	MC 1030P MC 1023P MC 1047B MC 1030P MC 1047B
A5IC7 A5IC8 A5IC9 A5IC10 A5IC11	1820-0581 1858-0019 1826-0043 1826-0043 1826-0043	1 15	IC:DIGITAL ECL DUAL AC-COUPLED J-K/F-F TSTR ARRAY:DUAL INDEP. DIFFERENTIAL IC:LINEAR OPERATIONAL AMPLIFIER IC:LINEAR OPERATIONAL AMPLIFIER IC:LINEAR OPERATIONAL AMPLIFIER	28480 02735 28480 28480 28480	1820-0581 CA 3054 1826-0043 1826-0043 1826-0043
A5J2 A5J2 A5J3 A5J3 A5MP1	1251-1636 0360-1715 1251-1636 0360-1715 1200-0424	1	CONNECTOR:SINGLE MALE CONTACT TERMINAL:SOLDER STUD 0.040" SHANK DIA CONNECTOR:SINGLE MALE CONTACT TERMINAL:SOLDER STUD 0.040" SHANK DIA SOCKET:IC 8LK 14 CONTACT	28480 00000 28480 00000 23880	1251-1636 08D 1251-1636 08D CSA2900-14B
A5Q1 A5Q2 A5Q3 A5R1 A5R2	1853-0086 1855-0082 1855-0082 0757-0280 0698-4469	1 2	TSTR:SI PNP TSTR:SI FET P-CHANNEL TSTR:SI FET P-CHANNEL R:FXD MET FLM 1K OHM 1% 1/8W R:FXD FLM 1.15K OHM 1% 1/8W	80131 28480 28480 28480 28480	2N5087 1855-0082 1855-0082 0757-0280 0698-4469
A5R3 A5R4 A5R5 A5R6 A5R7	0757-0420 0757-0427 0757-0427 0757-0420 0757-0427	4 14	R:FXD MET FLM 750 OHM 1% 1/8W R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD MET FLM 750 OHM 1% 1/8W R:FXD MET FLM 1.5K OHM 1% 1/8W	28480 28480 28480 28480 28480	0757-0420 0757-0427 0757-0427 0757-0420 0757-0427
A5R8 A5R9 A5R10 A5R11 A5R12	0684-1231 0757-0420 0757-0427 0757-0427 0757-0420	2	R:FXD COMP 12K OHM 10% 1/4W R:FXD MET FLM 750 OHM 1% 1/8W R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD MET FLM 750 OHM 1% 1/8W	01121 28480 28480 28480 28480	CB 1231 0757-0420 0757-0427 0757-0427 0757-0420
A5R13 A5R14 A5R15 A5R16 A5R17	0757-0427 0698-4426 0684-1811 0757-0427 0698-3557	2 4	R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD FLM 1580 OHM 1% 1/8W R:FXD COMP 180 OHM 10% 1/4W R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD FLM 806 OHM 1% 1/8W	28480 28480 01121 28480 28480	0757-0427 0698-4426 CB 1811 0757-0427 0698-3557
A5R18 A5R19 A5R20 A5R21 A5R22	0698-4458 0698-4460 0757-0427 0698-4426 0684-1811	1 4	R:FXD FLM 590 OHM 1% 1/8W R:FXD FLM 649 OHM 1% 1/8W R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD FLM 1580 OHM 1% 1/8W R:FXD COMP 180 OHM 10% 1/4W	28480 28480 28480 28480 01121	0698-4458 0698-4460 0757-0427 0698-4426 CB 1811
A5R23 A5R24 A5R25 A5R26 A5R27	0757-0427 0698-3557 0757-0427 0698-4460 0698-4419	2	R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD FLM 806 OHM 1% 1/8W R:FXD MET FLM 1.5K OHM 1% 1/8W R:FXD FLM 649 OHM 1% 1/8W R:FXD FLM 210 OHM 1% 1/8W	28480 28480 28480 28480 28480	0757-0427 0698-3557 0757-0427 0698-4460 0698-4419
A5R28 A5R29 A5R30 A5R31 A5R32	0698-4419 0757-0450 0757-0429 2100-3123 0757-0450	2 2 5	R:FXD FLM 210 OHM 1% 1/8W R:FXD MET FLM 22.1K OHM 1% 1/8W R:FXD MET FLM 1.82K OHM 1% 1/8W R:VAR CERMET 500 OHM 10% TYPE P 3/4W R:FXD MET FLM 22.1K OHM 1% 1/8W	28480 28480 28480 28480 28480	0698-4419 0757-0450 0757-0429 2100-3123 0757-0450

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A5R33	0698-7952	1	R:FXD FLM 1804 OHM	28480	0698-7952
A5R34	0757-0429		R:FXD MET FLM 1.52K OHM 1% 1/8W	28480	0757-0429
A5R35	0757-0290	4	R:FXD MET FLM 6.19K OHM 1% 1/8W	28480	0757-0290
A5R36	C658-7951	4	R:FXD MET FLM 6190 OHM	28480	0698-7951
A5R37	C658-8068	2	R:FXD FLM 4.99K OHM 0.25% 1/2W	28480	0698-8068
A5R38	0757-0290		R:FXD MET FLM 6.19K OHM 1% 1/8W	28480	0757-0290
A5R39	2100-3123		R:VAR CERMET 500 OHM 10% TYPE P 3/4W	28480	2100-3123
A5R40	2100-3123		R:VAR CERMET 500 OHM 10% TYPE P 3/4W	28480	2100-3123
A5R41	C658-4460		R:FXD FLM 649 OHM 1% 1/8W	28480	0698-4460
A5R42	0757-0427		R:FXD MET FLM 1.5K OHM 1% 1/8W	28480	0757-0427
A5R43	C658-7951		R:FXD MET FLM 6190 OHM	28480	0698-7951
A5R44	0684-1231		R:FXD COMP 12K OHM 10% 1/4W	01121	CB 1231
A5R45	0757-0427		R:FXD MET FLM 1.5K OHM 1% 1/8W	28480	0757-0427
A5S1	3101-1637	2	SWITCH:SLIDE DP4T	28480	3101-1637
A6	03575-66506	1	BOARD ASSY:CURRENT	28480	03575-66506
A6C1	C160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	72982	8131-100-651-104Z
A6C2	0180-1746		C:FXD ELECT 15 UF 10% 20VDCW	28480	0180-1746
A6C3	C160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A6C4	C180-0229		C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229
A6C5	C160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A6C6	0180-0229		C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229
A6C7	C160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A6C8	C180-1746		C:FXD ELECT 15 UF 10% 20VDCW	28480	0180-1746
A6C9	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A6C10			NOT ASSIGNED		
A6C14, 15	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	72982	8131-100-651-104Z
A6C16			NOT ASSIGNED		
A6CR1	1901-0518		DIODE:HGT CARRIER	28480	1901-0518
A6CR2	1901-0518		DIODE:HGT CARRIER	28480	1901-0518
A6CR3	1901-0376		DIODE:SILICON 35V	28480	1901-0376
A6CR4	1901-0376		DIODE:SILICON 35V	28480	1901-0376
A6CR5	1902-0692		DIODE:IC REFERENCE 6.3V 1%	28480	1902-0692
A6IC1	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A6IC2	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A6IC3	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A6IC4	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A6J1	1251-3134		CONNECTOR:PHONE, SINGLE JACK	28480	1251-3134
A6MP1	1600-0248		SUPPRT:RT. ANGLE CONNECTOR	28480	1600-0248
A6Q1	1854-0345	2	TSTR:SI NPN	80131	2N5179
A6Q2	1854-0345		TSTR:SI NPN	80131	2N5179
A6Q3	1854-0071		TSTR:SI NPN(SELFCITED FROM 2N3704)	28480	1854-0071
A6Q4	1855-0081		TSTR:SI FET	80131	2N5245
A6Q5	1855-0081		TSTR:SI FET	80131	2N5245
A6Q6	1855-0081		TSTR:SI FET	80131	2N5245
A6R1	0684-1001	1	R:FXD COMP 100HM 10% 1/4W	28480	0684-1001
A6R2	0757-0277	2	R:FXD MET FLM 49.9 OHM 1% 1/8W	28480	0757-0277
A6R3	0757-0277		R:FXD MET FLM 49.9 OHM 1% 1/8W	28480	0757-0277
A6R4	C684-1811		R:FXD COMP 180 OHM 10% 1/4W	01121	CB 1811
A6R5	C698-3512	2	R:FXD FLM 1180 OHM 1% 1/8W	28480	0698-3512
A6R6	C698-4014	1	R:FXD MET FLM 787 OHM 1% 1/8W	28480	0698-4014
A6R7	C698-3441		R:FXD MET FLM 215 OHM 1% 1/8W	28480	0698-3441
A6R8	0757-0434	2	R:FXD MET FLM 3.65K OHM 1% 1/8W	28480	0757-0434
A6R9	0757-0434		R:FXD MET FLM 3.65K OHM 1% 1/8W	28480	0757-0434
A6R10	C684-3921		R:FXD COMP 3900 OHM 10% 1/4W	01121	CB 3921
A6R11	C684-1521	4	R:FXD COMP 1500 OHM 10% 1/4W	01121	CB 1521
A6R12	C684-3921		R:FXD COMP 3900 OHM 10% 1/4W	01121	CB 3921
A6R13	C658-7951		R:FXD MET FLM 6190 OHM	28480	0698-7951
A6R14	0757-0290		R:FXD MET FLM 6.19K OHM 1% 1/8W	28480	0757-0290
A6R15	C698-3516	3	R:FXD FLM 6340 OHM 1% 1/8W	28480	0698-3516
A6R16	C698-3516		R:FXD FLM 6340 OHM 1% 1/8W	28480	0698-3516
A6R17	C658-7951		R:FXD MET FLM 6190 OHM	28480	0698-7951
A6R18	0757-0290		R:FXD MET FLM 6.19K OHM 1% 1/8W	28480	0757-0290
A6R19	2100-3123		R:VAR CERMET 500 OHM 10% TYPE P 3/4W	28480	2100-3123
A6R20	C658-8068		R:FXD FLM 4.99K OHM 0.25% 1/8W	28480	0698-8068
A6R21	2100-3123		R:VAR CERMET 500 OHM 10% TYPE P 3/4W	28480	2100-3123
A6R22	C658-4460		R:FXD FLM 649 OHM 1% 1/8W	28480	0698-4460
A6R23	C684-1521		R:FXD COMP 1500 OHM 10% 1/4W	01121	CB 1521
A6R24	C684-1811		R:FXD COMP 180 OHM 10% 1/4W	01121	CB 1811
A6S1	3101-1637		SWITCH:SLIDE DP4T	28480	3101-1637
A7	03575-66507	1	BOARD ASSY:CONTROL FILTER	28480	03575-66507
A7C1	C160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A7C2	C140-0200		C:FXD MICA 390 PF 5%	72136	RDML5F391-J3C
A7C3	C160-0156	4	C:FXD MY 0.0039 UF 10% 200VDCW	56289	192P39292-PTS
A7C4	C160-0164	2	C:FXD MY 0.0039 UF 10% 200VDCW	56289	192P39392-PTS

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A7C5	0160-3826	4	C:FXD POLY 0.39 UF 10% 50VDCW	28480	0160-3826
A7C6	0160-3501	4	C:FXD POLY 4 UF 10% 50VDCW	84411	HEW 138
A7C7	0160-0156		C:FXD MY 0.0039 UF 10% 200VDCW	56289	192P39292-PTS
A7C8*			NOT ASSIGNED		
A7C9	0160-0156		C:FXD MY 0.0039 UF 10% 200VDCW	56289	192P39292-PTS
A7C10	0160-3501		C:FXD POLY 4 UF 10% 50VDCW	84411	HEW 138
A7C11	0160-3826		C:FXD POLY 0.39 UF 10% 50VDCW	28480	0160-3826
A7C12	0160-0164		C:FXD MY 0.039 UF 10% 200VDCW	56289	192P39292-PTS
A7C13	0160-0156		C:FXD MY 0.0039 UF 10% 200VDCW	56289	192P39292-PTS
A7C14	0140-0200		C:FXD MICA 390 PF 5%	72136	ROM15F391-J3C
A7C15*			NOT ASSIGNED		
A7C16	0140-0200		C:FXD MICA 390 PF 5%	72136	ROM15F391-J3C
A7C17	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A7C18	0180-0229		C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229
A7C19	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A7C20	0180-0229		C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229
A7C21	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A7CR1	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR2	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR3	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR4	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR5	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR6	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR7	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR8	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR9	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR10	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR11	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR12	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR13	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR14	1902-3190	8	DIODE BREAKDOWN:13.0V 5% 400 MW	28480	1902-3190
A7CR15	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR16	1902-3190		DIODE BREAKDOWN:13.0V 5% 400 MW	28480	1902-3190
A7CR17	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A7CR18	1902-3190		DIODE BREAKDOWN:13.0V 5% 400 MW	28480	1902-3190
A7IC1	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A7IC2	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A7IC3	1820-0223	8	INTEGRATED CIRCUIT:OPERATIONAL AMPL.	28480	1820-0223
A7MP1	4040-0748	3	EXTRACTOR:PC BOARD, BLACK	28480	4040-0748
A7MP2	4040-0755	1	EXTRACTOR:PC BOARD, VIOLET	28480	4040-0755
A7Q1	1855-0368	24	TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q2	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q3	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q4	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q5	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q6	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q7	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q8	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q9	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q10	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q11	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q12	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A7Q13	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A7Q14	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A7Q15	1854-0071		TSTR:SI NPN(SELECTED FROM 2N3704)	28480	1854-0071
A7R1	0684-4751	3	R:FXD COMP 4.7 MEGOHM 10% 1/4W	01121	CB 4751
A7R2	0757-0427		R:FXD MET FLM 1.5K OHM 1% 1/8W	28480	0757-0427
A7R3	0698-4525	2	R:FXD FLM 187K OHM 1% 1/8W	28480	0698-4525
A7R4	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R5	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R6	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R7	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A7R8	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A7R9	0698-4432	2	R:FXD FLM 2.1K OHM 1% 1/8W	28480	0698-4432
A7R10	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A7R11	0757-0472	2	R:FXD MET FLM 200K OHM 1% 1/8W	28480	0757-0472
A7R12	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R13	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R14	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R15	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R16	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R17	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A7R18	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A7R19	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A7R20	0698-4481	2	R:FXD FLM 16.5K OHM 1% 1/8W	28480	0698-4481



Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
ATR21	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
ATR22	0698-3459	2	R:FXD MET FLM 383K OHM 1% 1/8W	28480	0698-3459
ATR23	0684-2221	2	R:FXD COMP 2200 OHM 10% 1/4W	01121	CB 2221
ATR24			NOT ASSIGNED		
ATR25			NOT ASSIGNED		
ATR26	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ATR27	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ATR28	0684-4721	25	R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
ATR29	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ATR30	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ATR31	0684-2231	7	R:FXD COMP 22K OHM 10% 1/4W	01121	CB 2231
ATR32	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ATR33	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ATR34	0684-2231		R:FXD COMP 22K OHM 10% 1/4W	01121	CB 2231
AB	03575-66508	1	BOARD ASSY:FUNCTION SWITCH	28480	03575-66508
ABC1	0160-2204		C:FXD MICA 100PF 5%	72136	RDM15F101J3C
ABC2	0160-2204		C:FXD MICA 100PF 5%	72136	RDM15F101J3C
ABC3	0160-2204		C:FXD MICA 100PF 5%	72136	RDM15F101J3C
ABC4	0160-2055		C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103ZS22-CDH
ABC5	0160-2055		C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103ZS22-CDH
ABC6	0160-2055		C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103ZS22-CDH
ABC7	0160-2055		C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103ZS22-CDH
ABCR1	1902-3136	2	DIODE BREAKDOWN:8.06V 5% 400 MW	28480	1902-3136
ABCR2	1902-3136		DIODE BREAKDOWN:8.06V 5% 400 MW	28480	1902-3136
ABCR3	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABCR4	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABCR5	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABCR6	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABCR7	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABCR8	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABCR9	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABCR10	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
ABIC1	1826-0059		IC:LINEAR OPER. AMPL.	12040	LM 201AD
ABIC2	1826-0059		IC:LINEAR OPER. AMPL.	12040	LM 201AD
ABIC3	1826-0059		IC:LINEAR OPER. AMPL.	12040	LM 201AD
ABIC4	1820-0054	2	IC:TTL QUAD 2-INPT NAND GATE	01295	SN7400N
ABIC5	1820-0511	3	IC:TTL QUAD 2-INPT AND GATE	01295	SN7408N
ABIC6	1820-0068	2	IC:TTL TRIPLE 3-INPUT POS NAND GATE	12040	SN7410N
ABMP1	4040-0748		EXTRACTOR:PC BOARD, BLACK	28480	4040-0748
ABMP2	4040-0747	2	EXTRACTOR:PC BOARD, GRAY	28480	4040-0747
ABQ1	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ2	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ3	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ4	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ5	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ6	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ7	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ8	1855-0378		TSTR:FET SI N-CHANNEL	28480	1855-0378
ABQ9	1853-0020	6	TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ10	1855-0378		TSTR:FET SI N-CHANNEL	28480	1855-0378
ABQ11	1855-0378		TSTR:FET SI N-CHANNEL	28480	1855-0378
ABQ12	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ13	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ14	1855-0378		TSTR:FET SI N-CHANNEL	28480	1855-0378
ABQ15	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ16	1855-0378		TSTR:FET SI N-CHANNEL	28480	1855-0378
ABQ17	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABQ18	1855-0378		TSTR:FET SI N-CHANNEL	28480	1855-0378
ABQ19	1853-0020		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
ABR1	0684-2231		R:FXD COMP 22K OHM 10% 1/4W	01121	CB 2231
ABR2	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ABR3	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
ABR4	0684-3331	2	R:FXD COMP 33K OHM 10% 1/4W	01121	CB 3331
ABR5	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ABR6	0698-8162	2	R:FXD FLM 11.8K OHM 0.25% 1/8W	28480	0698-8162
ABR7	0698-3264	3	R:FXD FLM 11.8K OHM 1% 1/8W	28480	0698-3264
ABR8	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ABR9	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
ABR10	0757-0453	2	R:FXD MET FLM 30.1K OHM 1% 1/8W	28480	0757-0453
ABR11	0757-0273		R:FXD MET FLM 3.01K OHM 1% 1/8W	28480	0757-0273
ABR12	0698-7518	2	R:FXD FLM 200 OHM 0.25% 1/8W	28480	0698-7518
ABR13	0684-2231		R:FXD COMP 22K OHM 10% 1/4W	01121	CB 2231
ABR14	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
ABR15	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
ABR16	0684-3331		R:FXD COMP 33K OHM 10% 1/4W	01121	CB 3331

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A8R17	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R18	0698-8162		R:FXD FLM 11.8K OHM 0.25% 1/8W	28480	0698-8162
A8R19	0698-3264		R:FXD FLM 11.8K OHM 1% 1/8W	28480	0698-3264
A8R20	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R21	0684-1031		R:FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A8R22	0757-0453		R:FXD MET FLM 30.1K OHM 1% 1/8W	28480	0757-0453
A8R23	0757-0273		R:FXD MET FLM 3.01K OHM 1% 1/8W	28480	0757-0273
A8R24	0698-7518		R:FXD FLM 200 OHM 0.25% 1/8W	28480	0698-7518
A8R25	0684-2231		R:FXD COMP 22K OHM 10% 1/4W	01121	CB 2231
A8R26	0684-4731	3	R:FXD COMP 47K OHM 10% 1/4W	01121	CB 4731
A8R27	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A8R28	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A8R29	0698-6363	5	R:FXD FLM 40K OHM 0.1% 1/8W	28480	0698-6363
A8R30	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R31	0698-6363		R:FXD FLM 40K OHM 0.1% 1/8W	28480	0698-6363
A8R32	0698-6363		R:FXD FLM 40K OHM 0.1% 1/8W	28480	0698-6363
A8R33	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R34	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A8R35	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A8R36	0684-2231		R:FXD COMP 22K OHM 10% 1/4W	01121	CB 2231
A8R37	0684-4731		R:FXD COMP 47K OHM 10% 1/4W	01121	CB 4731
A8R38	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R39	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R40	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A8R41	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R42	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A8R43	2100-2514	1	R:VAR CERMET 20K OHM 10% LIN 1/2W	28480	2100-2514
A8R44	0684-4751		R:FXD COMP 4.7 MEGOHM 10% 1/4W	01121	CB 4751
A8R45	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A8R46	0698-6363		R:FXD FLM 40K OHM 0.1% 1/8W	28480	0698-6363
A8R47	0698-6363		R:FXD FLM 40K OHM 0.1% 1/8W	28480	0698-6363
A8R48	0684-2231		R:FXD COMP 22K OHM 10% 1/4W	01121	CB 2231
A8R49	0684-4731		R:FXD COMP 47K OHM 10% 1/4W	01121	CB 4731
A8R50	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A8R51	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R52	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A8R53	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A8R54	0684-1061		R:FXD COMP 10 MEGOHM 10% 1/4W	01121	CB 1061
A8R55	0684-2721		R:FXD COMP 2700 OHM 10% 1/4W	01121	CB 2721
A8R56	0839-0026	2	THERMISTOR:10K OHM 10%	15801	JA4112
A8R57	0839-0026		THERMISTOR:10K OHM 10%	15801	JA4112
A8R58	0698-4508	1	R:FXD FLM 78.7K OHM 1% 1/8W	28480	0698-4508
A8R59	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9	03575-66509	1	BOARD ASSY:OUTPUT FILTER	28480	03575-66509
A9C1	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A9C2	0140-0200		C:FXD MICA 390 PF 5%	72136	RDM15F391-J3C
A9C3	0160-3824	4	C:FXD POLY 0.0039 UF 10% 50VDCW	28480	0160-3824
A9C4	0160-3825	2	C:FXD POLY 0.039 UF 10% 50VDCW	28480	0160-3825
A9C5	0160-3826		C:FXD POLY 0.39 UF 10% 50VDCW	28480	0160-3826
A9C6	0160-3501		C:FXD POLY 4 UF 10% 50VDCW	84411	HEW 138
A9C7	0160-3824		C:FXD POLY 0.0039 UF 10% 50VDCW	28480	0160-3824
A9C8*			NOT ASSIGNED		
A9C9	0160-3824		C:FXD POLY 0.0039 UF 10% 50VDCW	28480	0160-3824
A9C10	0160-3501		C:FXD POLY 4 UF 10% 50VDCW	84411	HEW 138
A9C11	0160-3826		C:FXD POLY 0.39 UF 10% 50VDCW	28480	0160-3826
A9C12	0160-3825		C:FXD POLY 0.039 UF 10% 50VDCW	28480	0160-3825
A9C13	0160-3824		C:FXD POLY 0.0039 UF 10% 50VDCW	28480	0160-3824
A9C14	0140-0200		C:FXD MICA 390 PF 5%	72136	RDM15F391-J3C
A9C15*			NOT ASSIGNED		
A9C16	0140-0200		C:FXD MICA 390 PF 5%	72136	RDM15F391-J3C
A9C17	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A9C18	0180-0229		C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229
A9C19	0160-3622		C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622
A9C20	0180-0229		C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229
A9CR1	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR2	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR3	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR4	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR5	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR6	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR7	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR8	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9CR9	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A9IC1	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A9IC2	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A91C3	1826-0059	1	IC:LINEAR OPER. AMPL.	12040	LM201 AD
A9MP1	4040-0748		EXTRACTOR:PC BOARD, BLACK	28480	4040-0748
A9MP2	4040-0756		EXTRACTOR:PC BOARD, WHITE	28480	4040-0756
A9Q1	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q2	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q3	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q4	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q5	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q6	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q7	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q8	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q9	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q10	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q11	1855-0368		TSTR:FET SI NPN N-CHANNEL	28480	1855-0368
A9Q12	1855-0368	TSTR:FET SI NPN N-CHANNEL	28480	1855-0368	
A9R1	0684-4751	2	R:FXD COMP 4.7 MEGOHM 10% 1/4W	01121	CB 4751
A9R2	0757-0427		R:FXD MET FLM 1.5K OHM 1% 1/8W	28480	0757-0427
A9R3	0698-4525		R:FXD FLM 187K OHM 1% 1/8W	28480	0698-4525
A9R4	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R5	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R6	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R7	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A9R8	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A9R9	0698-4432		R:FXD FLM 2.1K OHM 1% 1/8W	28480	0698-4432
A9R10	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A9R11	0757-0472		R:FXD MET FLM 200K OHM 1% 1/8W	28480	0757-0472
A9R12	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R13	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R14	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R15	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R16	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R17	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A9R18	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A9R19	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A9R20	0698-4481	2	R:FXD FLM 16.5K OHM 1% 1/8W	28480	0698-4481
A9R21	0757-0465		R:FXD MET FLM 100K OHM 1% 1/8W	28480	0757-0465
A9R22	0698-3459		R:FXD MET FLM 383K OHM 1% 1/8W	28480	0698-3459
A9R23	0757-0280		R:FXD MET FLM 1K OHM 1% 1/8W	28480	0757-0280
A9R24	0698-8095		R:FXD MET FLM 2.94 MEGOHM 1.0% 1/2W	28480	0698-8095
A9R25	0698-8095		R:FXD MET FLM 2.94 MEGOHM 1.0% 1/2W	28480	0698-8095
A9R26	0698-8094		R:FXD MET FLM 1.82 MEGOHM 1.0% 1/2W	28480	0698-8094
A9R27	2100-3103		R:VAR CERMET 10K OHM 10% TYPE P 3/4W	28480	2100-3103
A10 (OPTION 001, 002 ONLY, SAME AS A9)	03575-66509		BOARD ASSY: OUTPUT FILTER	28480	03575-66509
A11	03575-66511		BOARD ASSY: PHASE LOGIC	28480	03575-66511
A11C1	0180-0229	C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229	
A11C2	0160-3622	C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622	
A11C3	0180-0229	C:FXD ELECT 33 UF 10% 10VDCW	28480	0180-0229	
A11C4	0160-3622	C:FXD CER 0.1 UF +80-20% 100VDCW	28480	0160-3622	
A11C5	0160-2055	C:FXD CER 0.01 UF +80-20% 100VDCW	56289	C023F101F103Z52-CDH	
A11C6*		NOT ASSIGNED			
A11C7*		NOT ASSIGNED			
A11C8*		NOT ASSIGNED			
A11C9*		NOT ASSIGNED			
A11CR1	1901-0040	5	DIODE:SILICON 50MA 30WV	07263	FDG1088
A11CR2	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A11CR3	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A11CR4	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A11CR5	1910-0016		DIODE:GERMANIUM 100MA/0.85V 60PIV	93332	D2361
A11CR6	1910-0016		DIODE:GERMANIUM 100MA/0.85V 60PIV	93332	D2361
A11CR7	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A11CR8	1910-0016		DIODE:GERMANIUM 100MA/0.85V 60PIV	93332	D2361
A11CR9	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A11CR10	1910-0016		DIODE:GERMANIUM 100MA/0.85V 60PIV	93332	D2361
A11CR11	1901-0040		DIODE:SILICON 50MA 30WV	07263	FDG1088
A11CR12	1901-0040	3	DIODE:SILICON 50MA 30WV	07263	FDG1088
A11IC1	1820-0583		IC:TTL LP QUAD 2-INPT NAND GATE	12040	DM74L00N
A11IC2	1820-0587		IC:TTL LP TRIPLE 3-INPT NAND GATE	12040	DM74L10N
A11IC3	1820-0583		IC:TTL LP QUAD 2-INPT NAND GATE	12040	DM74L00N
A11IC4	1820-0583	IC:TTL LP QUAD 2-INPT NAND GATE	12040	DM74L00N	
A11IC5	1820-0584	1	IC:TTL LP QUAD 2-INPT NOR GATE	12040	DM74L02N
A11IC6	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A11IC7	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A11IC8	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043
A11IC9	1826-0043		IC:LINEAR OPERATIONAL AMPLIFIER	28480	1826-0043

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A11MP1 A11Q1 A11Q2 A11R1 A11R2	4040-0749 1854-0071 1854-0071 0684-2221 0684-2251	5    1	EXTRACTOR:PC BOARD, BROWN TSTR:SI NPNISELECTED FRGM 2N3704) TSTR:SI NPNISELECTED FRGM 2N3704) R:FXD COMP 2200 OHM 10% 1/4W R:FXD COMP 2.2 MEGOHM 10% 1/4W	28480 28480 28480 01121 01121	4040-0749 1854-0071 1854-0071 CB 2221 CB 2251
A11R3 A11R4 A11R5 A11R6 A11R7	0698-3516 0698-3496 0757-0470 0684-5621	 1 1 17	NOT ASSIGNED R:FXD FLM 6340 OHM 1% 1/8W R:FXD FLM 3.57K OHM 1% 1/8W R:FXD MET FLM 162K OHM 1% 1/8W R:FXD COMP 5.6K OHM 10% 1/4W	 28480 28480 28480 01121	 0698-3516 0698-3496 0757-0470 CB 5621
A11R8 A11R9 A11R10 A11R11 A11R12	0684-4721 0698-3264 0757-0410 0757-0289 0684-5621	   1	R:FXD COMP 4700 OHM 10% 1/4W R:FXD FLM 11.8K OHM 1% 1/8W R:FXD MET FLM 301 OHM 1% 1/8W R:FXD MET FLM 13.3K OHM 1% 1/8W R:FXD COMP 5.6K OHM 10% 1/4W	 01121 28480 28480 28480 01121	 CB 4721 0698-3264 0757-0410 0757-0289 CB 5621
A11R13 A11R14 A11R15 A11R16 A11R17	0684-5631 0684-1021 0698-3193 0698-8025 0698-4494	1  1 2 1	R:FXD COMP 56K OHM 10% 1/4W R:FXD COMP 1000 OHM 10% 1/4W R:FXD FLM 10K OHM 0.25% 1/8W R:FXD FLM 1.91K OHM 0.25% 1/8W R:FXD FLM 55.7K OHM 1% 1/8W	01121 01121 28480 28480 28480	CB 5631 CB 1021 0698-3193 0698-8025 0698-4494
A11R18 A11R19 A11R20 A11R21 A11R22	0684-5621 0698-8024 0698-8025 0698-4488 0684-5621	 1  1	R:FXD COMP 5.6K OHM 10% 1/4W R:FXD FLM 3.09K OHM 0.25% 1/8W R:FXD FLM 1.91K OHM 0.25% 1/8W R:FXD FLM 26.7K OHM 1% 1/8W R:FXD COMP 5.6K OHM 10% 1/4W	01121 28480 28480 28480 01121	CB 5621 0698-8024 0698-8025 0698-4488 CB 5621
A11R23 A11R24 A11R25 A11R26	0684-4721 0684-1521 0684-4721 0684-1521	   	R:FXD COMP 4700 OHM 10% 1/4W R:FXD COMP 1500 OHM 10% 1/4W R:FXD COMP 4700 OHM 10% 1/4W R:FXD COMP 1500 OHM 10% 1/4W	01121 01121 01121 01121	CB 4721 CB 1521 CB 4721 CB 1521
A12A (STD MODEL 3575A)	03575-66550		BOARD ASSY: PANEL METER	28480	03575-66550
A12C1 A12C2, C3	0180-2419 0180-1835		C: FXD TA 470 UF 20% 10 VDCW C: FXD TA 68 UF 20% 15 VDCW	56289 56289	109D477X0010F2 150D686X0015R2-DYS
A12J1 A12L1 A12MP1 A12MP2	1251-2955 9100-3337 4040-0749 4040-0750		CONN: PC (2 X 25) 50 CONTACT COIL: FXD 100 UH 20% 10 KHZ EXTRACTOR: PC BOARD BROWN EXTRACTOR: PC BOARD RED	05574 99800 28480 28480	3KH25/21JV12/079 BP2650 4040-0749 4040-0750
A12R1 A12R2 A12R3-R8 A12R9 A12R10	0684-6805  0684-6805  0684-6805	    	R: FXD COMP 68 OHM 10% 1/4W NOT ASSIGNED R: FXD COMP 68 OHM 10% 1/4W NOT ASSIGNED R: FXD COMP 68 OHM 10% 1/4W	01121  01121  01121	CB6805  CB6805  CB6805
A12R11 A12R12 A12R13-R15 A12R16, R17 A12U1, U2	0684-6805  0698-8062 1820-0668	   1	NOT ASSIGNED R: FXD COMP 68 OHM 10% 1/4W NOT ASSIGNED R: FXD COMP 4.7 OHM 10% IC: TTL HEX DRIVER	01121  01121 01295	CB6805  CB OBD SN7407N
A12B (OPTIONS 001-003)	03575-66551		BOARD ASSY: PANEL METER	28480	03575-66551
A12C1 A12C2, C3	0180-2419 0180-1835		C: FXD TA 470 UF 20% 10 VDCW C: FXD TA 68 UF 20% 15 VDCW	56289 56289	190D477X0010F2 150D686X0015R2-DYS
A12C4-C11 A12C12 A12J1, J2 A12L1, L2	0150-0069 0180-2419 1251-2955 9100-3337		C: FXD .001 UF +80 -20% 500 VDCW C: FXD TA 470 UF 20% 10 VDCW CONN: PC (2 X 25) 50 CONTACT COIL: FXD 100 UH 20% 10 KHZ	28480 56289 05574 99800	0150-0069 190D477X0010F2 3KH25/21JV12/079 BP2650
A12MP1 A12MP2 A12R1-R15	4040-0749 4040-0750 0684-6805		EXTRACTOR: PC BOARD BROWN EXTRACTOR: PC BOARD RED R: FXD COMP 68 OHM 10% 1/4W	28480 28480 01121	4040-0749 4040-0750 CB6805
A12R16, R17 A12U1-U4 A12U5, U6	0698-8062 1820-0668 1820-1195		R: FXD COMP 4.7 OHM 10% IC: TTL HEX DRIVER IC: TTL QUAD FLIP-FLOP	01121 01295 01295	CB OBD SN7407N SN74LS175
A13	03575-66513	1	BOARD ASSY: PANEL SWITCH	28480	03575-66513
A13CR1 A13S1 A13S2 A13S3 A13S4	1901-0025 3100-2726 3100-2728 3100-2727 3100-2726	14 3 1 1	DIODE:SILICON 100MA/1V SWITCH:ROTARY 2-POSITION SWITCH:ROTARY 4-POSITION SWITCH:ROTARY 3-POSITION SWITCH:ROTARY 2-POSITION	07263 28480 28480 28480 28480	FD 2387 3100-2726 3100-2728 3100-2727 3100-2726

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1355	3100-2726		SWITCH:ROTARY 2-POSITION	28480	3100-2726
A14	03575-66514	1	BOARD ASSY:POWER SUPPLY	28480	03575-66514
A14C1	0150-0C71	5	C:FXD CER 400 PF 5% 1000VDCW	56289	C016B102E401JS27-CDH
A14C2	0160-2207	7	C:FXD MICA 300 PF 5%	28480	0160-2207
A14C3	0180-1835		C:FXD TA 68 UF 20% 15VDCW	56289	1500686X0015R2-DYS
A14C4	0160-2207		C:FXD MICA 300 PF 5%	28480	0160-2207
A14C5	0180-1835		C:FXD TA 68 UF 20% 15VDCW	56289	1500686X0015R2-DYS
A14C6	0150-0071		C:FXD CER 400 PF 5% 1000VDCW	56289	C016B102E401JS27-CDH
A14C7	0160-2207		C:FXD MICA 300 PF 5%	28480	0160-2207
A14C8	0180-0106		C:FXD ELECT 60 UF 20% 6VDCW	28480	0180-0106
A14C9	0150-0C71		C:FXD CER 400 PF 5% 1000VDCW	56289	C016B102E401JS27-CDH
A14C10	0160-2207		C:FXD MICA 300 PF 5%	28480	0160-2207
A14C11	0180-0106		C:FXD ELECT 60 UF 20% 6VDCW	28480	0180-0106
A14C12	0160-2207		C:FXD MICA 300 PF 5%	28480	0160-2207
A14C13	0180-0106		C:FXD ELECT 60 UF 20% 6VDCW	28480	0180-0106
A14C14	0150-0C71		C:FXD CER 400 PF 5% 1000VDCW	56289	C016B102E401JS27-CDH
A14C15	0160-2207		C:FXD MICA 300 PF 5%	28480	0160-2207
A14C16	0180-0106		C:FXD ELECT 60 UF 20% 6VDCW	28480	0180-0106
A14C17	0150-0C71		C:FXD CER 400 PF 5% 1000VDCW	56289	C016B102E401JS27-CDH
A14C18	0160-2207		C:FXD MICA 300 PF 5%	28480	0160-2207
A14C19	0180-0106		C:FXD ELECT 60 UF 20% 6VDCW	28480	0180-0106
A14CR1			NOT ASSIGNED		
A14CR2	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR3	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR4	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR5	1902-0025	2	DIODE,BREAKDOWN:10.0V 5% 400 MW	28480	1902-0025
A14CR6	1902-0777	1	DIODE:BREAKDOWN 6.2V 5%	04713	1N825
A14CR7	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR8	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR10	1902-0025		DIODE,BREAKDOWN:10.0V 5% 400 MW	28480	1902-0025
A14CR11	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR12	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR13	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR14	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR15	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR16	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR17	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR18	1901-0025		DIODE:SILICON 100MA/1V	07263	FD 2387
A14CR19 THRU CR22	1901-0028		DIODE:PWR RECT. 75A DO-28	04713	SP1358-9
A14IC1 THRU C3	1820-0223		INTEGRATED CIRCUIT:OPERATIONAL AMPL.	28480	1820-0223
A14IC4	1820-0223		INTEGRATED CIRCUIT:OPERATIONAL AMPL.	28480	1820-0223
A14IC5	1820-0223		INTEGRATED CIRCUIT:OPERATIONAL AMPL.	28480	1820-0223
A14IC6	1820-0223		INTEGRATED CIRCUIT:OPERATIONAL AMPL.	28480	1820-0223
A14IC7	1820-0223		INTEGRATED CIRCUIT:OPERATIONAL AMPL.	28480	1820-0223
A14MP1	4040-0749		EXTRACTOR:PC BOARD, BROWN	28480	4040-0749
A14MP2	4040-0752	1	EXTRACTOR:PC BOARD, YELLOW	28480	4040-0752
A14MP3	1205-0033	4	HEAT SINK:SEMICONDUCTOR	05820	207-CB
A14Q1	1854-0404	3	TSTR:SI NPN	28480	1854-0404
A14Q2	1853-0010	4	TSTR:SI PNP(SELECTED FROM 2N3251)	28480	1853-0010
A14Q3	1854-0226	2	TSTR:SI NPN	80131	2N4384
A14Q4	1854-0404		TSTR:SI NPN	28480	1854-0404
A14Q5	1854-0226		TSTR:SI NPN	80131	2N4384
A14Q6	1854-0404		TSTR:SI NPN	28480	1854-0404
A14Q7	1853-0010		TSTR:SI PNP(SELECTED FROM 2N3251)	28480	1853-0010
A14Q8	1853-0051	4	TSTR:SI PNP	80131	2N4037
A14Q9	1853-0051		TSTR:SI PNP	80131	2N4037
A14Q10	1853-0010		TSTR:SI PNP(SELECTED FROM 2N3251)	28480	1853-0010
A14Q11	1853-0051		TSTR:SI PNP	80131	2N4037
A14Q12	1853-0051		TSTR:SI PNP	80131	2N4037
A14Q13	1853-0010		TSTR:SI PNP(SELECTED FROM 2N3251)	28480	1853-0010
A14R1	0811-3079	3	R:FXD WW 0.51 OHM 5% 1/2W	28480	0811-3079
A14R2	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R3	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A14R4	0698-3512		R:FXD FLM 1180 OHM 1% 1/8W	28480	0698-3512
A14R5	0698-8061	4	R:FXD FLM 8.25K OHM 0.1% 1/8W	28480	0698-8061
A14R6	2100-1758	1	R:VAR WW 1K OHM 5% TYPE V 1W	28480	2100-1758
A14R7	0698-8039	1	R:FXD MET FLM 8.87K OHM 0.1% 1/8W	28480	0698-8039
A14R8	0811-3079		R:FXD WW 0.51 OHM 5% 1/2W	28480	0811-3079
A14R9	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R10	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A14R11	0698-8061		R:FXD FLM 8.25K OHM 0.1% 1/8W	28480	0698-8061
A14R12	0698-8061		R:FXD FLM 8.25K OHM 0.1% 1/8W	28480	0698-8061
A14R13	0811-3056	2	R:FXD WW 0.24 OHM 5% 1/2W	28480	0811-3056
A14R14	0757-0284		R:FXD MET FLM 150 OHM 1% 1/8W	28480	0757-0284

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A14R15	0698-3279	2	R:FXD MET FLM 4990 OHM 1% 1/8W	28480	0698-3279
A14R16	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R17	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A14R18	0698-3153	1	R:FXD MET FLM 3.83K OHM 1% 1/8W	28480	0698-3153
A14R19	0757-0444	2	R:FXD MET FLM 12.1K OHM 1% 1/8W	28480	0757-0444
A14R20	0811-1771		R:FXD WW 0.18 OHM 3% 3W	01738	RS2B-95
A14R21	0757-0284		R:FXD MET FLM 150 OHM 1% 1/8W	28480	0757-0284
A14R22	0698-3279		R:FXD MET FLM 4990 OHM 1% 1/8W	28480	0698-3279
A14R23	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R24	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A14R25	0684-3321	1	R:FXD COMP 3300 OHM 10% 1/4W	01121	CB 3321
A14R26	0698-8061		R:FXD FLM 8.25K OHM 0.1% 1/8W	28480	0698-8061
A14R27	0698-8038	1	R:FXD FLM 5.90K OHM 0.25% 1/8W	28480	0698-8038
A14R28	0811-3079		R:FXD WW 0.51 OHM 5% 1/2W	28480	0811-3079
A14R29	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R30	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A14R31	0698-3258	1	R:FXD MET FLM 5.36K OHM 1% 1/8W	28480	0698-3258
A14R32	0757-0444		R:FXD MET FLM 12.1K OHM 1% 1/8W	28480	0757-0444
A14R33	0811-3071	4	R:FXD WW 1.2 OHM 5% 1W	28480	0811-3071
A14R34	0811-3071		R:FXD WW 1.2 OHM 5% 1W	28480	0811-3071
A14R35	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R36	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A14R37	0698-8059	2	R:FXD FLM 4.32K OHM 0.1% 1/8W	28480	0698-8059
A14R38	0698-8060	2	R:FXD FLM 8.64K OHM 0.1% 1/8W	28480	0698-8060
A14R39	0811-3071		R:FXD WW 1.2 OHM 5% 1W	28480	0811-3071
A14R40	0811-3071		R:FXD WW 1.2 OHM 5% 1W	28480	0811-3071
A14R41	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R42	0684-1041		R:FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A14R43	0698-8059		R:FXD FLM 4.32K OHM 0.1% 1/8W	28480	0698-8059
A14R44	0698-8060		R:FXD FLM 8.64K OHM 0.1% 1/8W	28480	0698-8060
A14R45			NOT ASSIGNED		
A14R46			NOT ASSIGNED		
A14R47	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A14R48	0684-4721		R:FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A15	03575-66515	1	BOARD ASSY:POWER SUPPLY(MOTHER BD)	28480	03575-66515
A15C1	0180-2384	1	C:FXD AL ELECT DUAL 3500/1200 UF 15/25V	56289	968020105
A15C2	0180-2388	1	C:FXD AL ELECT DUAL 3500/1200 UF 15/25V	28480	0180-2388
A15C3	0180-2394	1	C:FXD AL ELECT 3000 UF +100-10% 10VDCW	56289	68010359
A15CR1	1901-0028	12	DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR2	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR3	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR4	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR5	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR6	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR7	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR8	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR9	1901-0200		DIODE:SILICON 3 A 100 PIV	02735	1N4998
A15CR10	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15CR11	1901-0200		DIODE:SILICON 3 A 100 PIV	02735	1N4998
A15CR12	1901-0028		DIODE:SILICON 0.75A 400PIV	04713	SR1358-9
A15Q1	1854-0072	3	TSTR:SI NPN	80131	2N3054
A15Q2	1854-0072		TSTR:SI NPN	80131	2N3054
A15Q3	1854-0063	2	TSTR:SI NPN	80131	2N3055
A15Q4	1854-0063		TSTR:SI NPN	80131	2N3055
A15Q5	1854-0072		TSTR:SI NPN	80131	2N3054
A15XA14A	1251-2034	1	CONNECTOR: PC EDGE (2 X 10) 20 CONTACT	71785	252-10-30-300
A16A(STD & OPT 001)	03575-26516		BOARD ASSY: INTERFACE SUBSTITUTION	28480	03575-26516
A16B(OPT 002 ONLY)	03575-66552	1	BOARD ASSY:INTERFACE NEGATIVE	28480	03575-66552
A16C1	0160-2964		C:FXD .01 UF 25 V	28480	0160-2964
A16C2 THRU C6			NOT ASSIGNED		
A16C7	0150-0050	4	C:FXD CER 1000 PF +80-20% 1000VDCW	56289	C0678102E102Z526-CDH
A16C8	0150-0050		C:FXD CER 1000 PF +80-20% 1000VDCW	56289	C0678102E102Z526-CDH
A16C9	0150-0050		C:FXD CER 1000 PF +80 20% 1000VDCW	56289	C0678102E102Z526-CDH
A16C10	0180-0309	3	C:FXD ELECT 4.7 UF 10V	28480	0180-0309
A16C11	0150-0050		C:FXD CER 1000 PF +80-20% 1000VDCW	56289	C0678102E102Z526-CDH
A16C12	0180-0309		C:FXD ELECT 4.7 UF 20% 10VDCW	56289	150D475X0010A2-DYS
A16C13	0160-3658	1	C:FXD POLY 10 UF 10% 50VDCW	28480	0160-3658
A16C14	0180-0291		C:FXD ELECT 1.0 UF 10% 35VDCW	56289	150D105X9035A2-DYS
A16C15	0180-0291		C:FXD ELECT 1.0 UF 10% 35VDCW	56289	150D105X9035A2-DYS
A16CR1	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A16CR2	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088
A16CR3	1901-0040		DIODE: SILICON 50MA 30WV	07263	FDG1088

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A16CR4-CR6	1901-0040	1	DIODE: SILICON 50MA 30WV	07263	FDG1088
A16IC1	1820-1112	1	IC: DIGITAL	01295	SN74LS74N
A16IC2 THRU IC7	1820-1195	6	IC: DIGITAL	01295	SN74LS175N
A16IC8 THRU IC11	1820-0471	4	IC: TTL HEX INVERTER DRIVER	01295	SN7406N
A16IC12	1820-0174	2	IC: TTL HEX INVERTER	01295	SN7404N
A16IC13	1820-0506	2	IC: DIGITAL 2-INPT, 4-BIT MULTIPLEXER	18324	N82668
A16IC14	1820-0506		IC: DIGITAL 2-INPT, 4-BIT MULTIPLEXER	18324	N82668
A16IC15	1820-0515	1	IC: TTL DUAL RE-TRIG/RE-SET MONO-MULTI	07263	U78960259X
A16IC16	1820-0068		IC: TTL TRIPLE 3-INPUT POS NAND GATE	12040	SN7410N
A16IC17	1820-0054		IC: TTL QUAD 2-INPT NAND GATE	01295	SN7400N
A16IC18	1820-0174		IC: TTL HEX INVERTER	01295	SN7404N
A16MP1	4040-0754	1	EXTRACTOR: PC BOARD, BLUE	28480	4040-0754
A16MP2	4040-0749		EXTRACTOR: PC BOARD, BROWN	28480	4040-0749
A16Q1	1854-0071		TSTR: SI NPN (SELECTED FROM 2N3704)	28480	1854-0071
A16Q2	1854-0071		TSTR: SI NPN (SELECTED FROM 2N3704)	28480	1854-0071
A16Q3	1854-0071		TSTR: SI NPN (SELECTED FROM 2N3704)	28480	1854-0071
A16Q4	1854-0226	1	TSTR: SI NPN	80131	2N4384
A16Q5	1853-0020		TSTR: SI PNP (SELECTED FROM 2N3702)	28480	1853-0020
A16Q6	1853-0020		TSTR: SI PNP (SELECTED FROM 2N3702)	28480	1853-0020
A16Q7	1853-0020		TSTR: SI PNP (SELECTED FROM 2N3702)	28480	1853-0020
A16Q8	1853-0020		TSTR: SI PNP (SELECTED FROM 2N3702)	28480	1853-0020
A16Q9	1854-0071		TSTR: SI NPN (SELECTED FROM 2N3704)	28480	1854-0071
A16Q10	1854-0071		TSTR: SI NPN (SELECTED FROM 2N3704)	28480	1854-0071
A16R1	0683-4725		R: FXD 4.75K 5%	28480	0683-4725
A16R2	0683-5625		R: FXD 5.6K 5% 25W	01121	CB 5625
A16R3			NOT ASSIGNED		
A16R4			NOT ASSIGNED		
A16R5	1810-0041	4	R: NETWORK, 8 RES., 2.7K OHM 5%	28480	1810-0041
A16R6	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R7	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R8	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R9	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R10	0684-1021		R: FXD COMP 1000 OHM 10% 1/4W	01121	CB 1021
A16R11	0757-0467	1	R: FXD COMP 121K OHM 1% 1/8W	28480	0757-0467
A16R12	0683-1255	1	R: FXD COMP 1.2 MEGOHM 5% 1/4W	01121	CB 1255
A16R13	0683-1265	1	R: FXD COMP 12 MEGOHM 5% 1/4W	01121	CB 1265
A16R14	0698-3228	2	R: FXD MET FLM 49.9K OHM 1% 1/8W	28480	0698-3228
A16R15	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R16	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R17	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R18	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R19	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R20	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R21	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R22	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R23	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R24	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R25	0698-3260	1	R: FXD FLM 464K OHM 1% 1/8W	28480	0698-3260
A16R26	0698-3228		R: FXD MET FLM 49.9K OHM 1% 1/8W	28480	0698-3228
A16R27	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R28	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R29	0757-0444	1	R: FXD FLM 121K OHM 1% 1/8W	28480	0757-0444
A16R30	0684-4721		R: FXD COMP 4700 OHM 10% 1/4W	01121	CB 4721
A16R31	0684-1041		R: FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A16R32	0684-1041		R: FXD COMP 100K OHM 10% 1/4W	01121	CB 1041
A16R33	0684-1021		R: FXD COMP 1000 OHM 10% 1/4W	01121	CB 1021
A16R34	0684-1021		R: FXD COMP 1000 OHM 10% 1/4W	01121	CB 1021
A16R35	0684-1031		R: FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A16R36	0684-1031		R: FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A16R37	0684-1031		R: FXD COMP 10K OHM 10% 1/4W	01121	CB 1031
A16R38	0684-1021		R: FXD COMP 1000 OHM 10% 1/4W	01121	CB 1021
A16R39	0684-1021		R: FXD COMP 1000 OHM 10% 1/4W	01121	CB 1021
A16R40	0684-5621		R: FXD COMP 5.6K OHM 10% 1/4W	01121	CB 5621
A16R41 THRU R43	1810-0041		R: NETWORK, 8 RES., 2.7K OHM 5%	28480	1810-0041
A16XA19	1251-2955		CONNECTOR: PC (2 X 25)50 CONTACT	05574	3KH25/21JV12/079
A16C	03575-66553		BOARD ASSY: INTERFACE POSITIVE (THIS ASSEMBLY IS USED WITH THE OPTION 003 ONLY. THE PARTS LIST IS IDENTICAL TO A16R EXCEPT FOR THE PART NO. CHANGE OF A16IC8-IC11 BELOW.)	28480	03575-66543
A16IC8 THRU IC11	1820-0668		IC: TTL HEX DRIVER	01295	SN7407N
A17	03575-66517	1	BOARD ASSY: MOTHER	28480	03575-66517
A17XA1	1251-1604	9	CONNECTOR: PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA2	1251-1604		CONNECTOR: PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA3	1251-1604		CONNECTOR: PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A17XA4	1251-1604	4	CONNECTOR:PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA5	1251-1604		CONNECTOR:PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA6	1251-1604		CONNECTOR:PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA7	1251-1365		CONN:PC 44 (2X22) CONTACTS	71785	252-22-30-300
A17XA8	1251-1365		CONN:PC 44 (2X22) CONTACTS	71785	252-22-30-300
A17XA9	1251-1604	1	CONNECTOR:PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA10	1251-1604		CONNECTOR:PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA11	1251-1604		CONNECTOR:PC EDGE 1 ROW 22 CONTACT	71785	252-22-30-310
A17XA12	1251-1365		CONN:PC 44 (2X22) CONTACTS	71785	252-22-30-300
A17XA13	1251-1633		CONNECTOR:PC(1 X 15) 15 CONTACT	71785	252-15-30-310
A17XA14	1251-1632	1	CONNECTOR: PC 1 X 12 CONTACT	71785	252-12-30-310
A17XA16	1251-1365		CONN: PC 44 (2 X 22) CONTACTS	71785	252-22-30-300
A18	0960-0444	1	PWR MODULE, UNFILTERED	28480	0960-0444
A19(OPT 002, 003)	03575-66519	1	BOARD ASSY:INTERFACE CONNECTOR	28480	03575-66519
A19J1	1251-0087	1	CONNECTOR:FEMALE 50-PIN MINAT	28480	1251-0087
A19MP1	03575-01208	1	BRACKET:INTERFACE CONNECTOR	28480	03575-01208
A19MP2	1530-1698	1	SUPPORT:PC BOARD	28480	1530-1698
A20, 21, 22	5060-9188	1	PANEL METER ASSEMBLY (3575A STD. OPTION 001)	28480	5060-9188 OR
	5060-9127	1	PANEL METER ASSEMBLY (3575A OPTIONS 002 OR 003)	28480	5060-9127
A20	5061-0747	1	PANEL METER MOTHER BD ASSY (PART OF 5060-9188)	28480	5061-0747
	5061-0741	1	PANEL METER MOTHER BD W EXT. TRIGGER ASSY (PART OF 5060-9127)	28480	5061-0741
A20C1, C2 ■	0160-2094	2	C:FXD 200 PF	28480	0160-2094
A20C3	0180-0116	1	C:FXD 6.8 UF 10% 35VDC	56289	150D685X903582
A20C4, C5	0140-0234	2	C:FXD 500 PF 1% 300WVDC	72136	DM15F501F0300WV1C
A20C6	0160-4040	1	C:FXD 1000 PF	28480	0160-4040
A20C7■		1	C: FXD 6.8 UF, 6V	56289	150D685X0006A2
A20CR1■	1901-0518	1	DIODE: SCHOTTKY	28480	1901-0518
A20CR2	1902-0686	1	DIODE: BKDN 6.2V	04713	1N825
A20Q1 ■	1854-0071	1	TSTR:NPN SI	28480	1854-0071
A20R1, R2■	0683-5125	2	R:FXD 5.1K	01121	CB5125
A20R3 ■	0683-1025	1	R:FXD 1K	01121	CB1025
A20R4 ■	0683-1035	1	R:FXD 10K	01121	CB1035
A20R5	0698-3515	1	R:FXD 5.9K 1% 1/8W	16299	C4-1/8-TO-5901-F
A20R6	0698-4488	1	R:FXD 26.7K 1% 1/8W	24546	C4-1/8-TO-2672-F
A20R7	0698-4462	1	R:FXD 768 OHM 1% 1/8W	24546	C4-1/8-TO-768A-F
A20R8 - 10	0683-7505	3	R:FXD 75 OHM 5% 1/4W	01121	CB7505
A20U1 ■	1820-0583	1	IC:DIGITAL	27014	DM74L00N
A20U2 ■	1820-0595	1	IC:DIGITAL	27014	DM74L73N
A20U3	1826-0119	1	IC:ANALOG	18324	NE555T
	1200-0462	20	SOCKET:IC	24995	3-116141-2

\*Contained on the 5061-0736 assembly only.  
 •Contained on the 5061-0739 assembly only.

■Components designated by ■are only contained on 5061-0741 Mother Board Assy.



Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A21	5061-0740	1	PANEL METER DISPLAY BD ASSY	28480	5061-0740
A21DS2-DS10	1990-0419	9	DIO: LIGHT EMITTING	28480	1990-0419
A21Q1-Q6	1853-0016	6	TSTR: SI PNP	28480	1853-0016
A21R1-R7	0683-7505	7	R:FXD 75 OHM 5% 1/4W	01121	CB7505
A21R8-R11	0683-5115	5	R:FXD 510 OHM 5% 1/4W	01121	CB5115
A21R12	0683-1025	1	R:FXD 1K 5% 1/4W	01121	CB1025
A21R13	0683-5115	1	R:FXD 510 OHM 5% 1/4W	01121	CB5115
A21R14	0683-1015	1	R:FXD 100 OHM 5% 1/4W	01121	CB1015
A21R15	0683-3015	1	R:FXD 300 OHM 5% 1/4W	01121	CB3015
A21R16	0683-3005	1	R:FXD 30 OHM 5% 1/4W	01121	CB3005
A21U1	1820-0995	1	IC: DIGITAL DECODER	01295	SN7447AN
A21U2-U4	1990-0490	3	DISPLAY: NUMERIC	28480	1990-0490
A21U5	1990-0491	1	DISPLAY: POLARITY/OVERRANGE	28480	1990-0491
A21U6	1820-0471	1	IC: HEX INVERTERS BUFFERS/DRIVERS	01295	SN7406N
A22	5061-0736 OR 5061-0739	1	PANEL METER A/D BD ASSY (PART OF 5060-9188) PANEL METER A/D BD ASSY (PART OF 5060-9127)	28480 28480	5061-0736 OR 5061-0739
A22C1 *	0160-0170	1	C: FXD .22 UF 25WVDC	28480	0160-0170
A22C2 *	0160-4243	1	C: FXD .022 UF 10% 50V	84411	HEW249
A22C3	0160-4244	1	C: FXD .1 UF 10% 50WVDC	84411	HEW249
A22C4	0121-0178	1	C: V TRMR 200 V	00865	304322 15/60PF N1500
A22C5 *	0140-0205	1	C: FXD 62 PF 5% 300WVDC	72136	DM15E62050300WV1CR
A22C6 *	0160-0127	1	C: FXD 1 UF 25WVDC	28480	0150-0121
A22CR1	1902-3149	1	DIODE: ZENER 9.09 V	04713	SZ10939-170
A22CR2	1901-0040	1	DIODE: SI 50MA 30 V	28480	1901-0040
A22Q1	1855-0309	1	TSTR: MOSFET P-CHAN E-MODE SI	04713	2N4352
A22Q2	1853-0036	1	TSTR: PNP SI	28480	1853-0036
A22R1	0698-8312	1	R:FXD 499K 0.5% 1/8W	30983	MF4C1/8-T2-4993-D
A22R2	0698-6914	2	R:FXD 55.6K 0.5% 1/8W	19701	MF4C1/8-T2-5562-D
A22R3	0698-4486	1	R:FXD 24.9K 1% 1/8W	24546	C4-1/8-TO-2492-F
A22R4	0698-6388	1	R:FXD 70K 1% 1/8W	19701	MD4C1/8-T9-7002-F
A22R5	2100-1738	1	R:VAR 10K 5%	19701	ET50W103
A22R6	0698-7082	1	R:FXD 100K 1% 1/8W	19701	MF4C1/8-T9-1003-F
A22R7	0698-6360	1	R:FXD 10K 0.1% 1/8W	19701	MF4C1/8-T9-1002-B
A22R8	0698-6914	1	R:FXD 55.6K 0.5% 1/8W	19701	MF4C1/8-T2-5562-D
A22R9, R10	0683-5125	2	R:FXD 5.1K 5% 1/4W	01121	CB5125
A22R11	0683-1235	1	R:FXD 12K 5% 1/4W	01121	CB1235
A22R12 *	0683-2435	1	R:FXD 24K 5% 1/4W	01121	CB2435
A22U1	1826-0195	1	IC: ANALOG PROCESSOR	28480	1826-0195
A22U2	1820-1252 OR 1820-1474	1	IC: DIGITAL PROCESSOR (16 PIN) (PART OF 5061-0736) IC: DIGITAL PROCESSOR (28 PIN) (PART OF 5061-0739)	28480 28480	1820-1252 OR
A22U3	1820-0944 03431-01201	1 2	IC: DIGITAL, TRIPLE 3-INPUT NOR GATE BRKT.MTG	28480	1820-0944

Contained on the 5061-0736 assembly only.  
Contained on the 5061-0739 assembly only.

\*Contained on the 5061-0736 assembly only.  
\*Contained on the 5061-0739 assembly only.

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
CHASSIS MOUNTED COMPONENTS					
C1	0160-3441	2	C: FXD CER 0.002 UF 20% 3 K VDCW	71590	DD30-202
C2	0160-3441		C: FXD CER 0.002 UF 20% 3 K VDCW	71590	DD30-202
F1	2110-0339	1	FUSE: SLOW BLOW 0.6 A, 250 V (115 V OPERATION)		
F1	2110-0044	1	FUSE: SLOW BLOW 0.3 A, 250 V (230 V OPERATION)		
J1			CONNECTOR: INPUT (P/O W1)		
J2			CONNECTOR: INPUT (P/O W2)		
J3	1250-0083	2	CONNECTOR: RF	77068	30624-1
J4	1250-0083		CONNECTOR: RF	77068	30624-1
J5	1510-0076	1	POST: BINDING JADE GRAY	28480	1510-0076
S1	3101-0896	1	SWITCH: TOGGLE	28480	3101-0896
S2	3101-1179	1	SWITCH: TOGGLE	28480	3101-1179
T1	9100-3402	1	XFMR: POWER	28480	9100-3237




Figure 6-1. Mechanical Parts (Mainframe).

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
CABLES					
W1	03575-61601	2	CABLE ASSY: INPUT (INCLUDES J1)	28480	03575-61601
W2	03575-61601		CABLE ASSY: INPUT (INCLUDES J2)	28480	03575-61601
W3	03575-61613	2	CABLE ASSY: PREAMP (INCLUDES P1/J1 AND P2)	28480	03575-61613
W4	03575-61613		CABLE ASSY: PREAMP (INCLUDES P1/J1 AND P2)	28480	03575-61613
W5	03575-61603	1	CABLE ASSY: CHANNEL A (INCLUDES P1 AND P2)	28480	03575-61603
W6	03575-61604	1	CABLE ASSY: CHANNEL B (INCLUDES P1 AND P2)	28480	03575-61604
W7	03575-61605	1	CABLE ASSY: CURRENT (INCLUDES P1/J1 AND P2)	28480	03575-61605
W8	03575-61606	2	CABLE ASSY: (BETWEEN J1 AND CHASSIS)	28480	03575-61606
W9	03575-61606		CABLE ASSY: (BETWEEN J2 AND CHASSIS)	28480	03575-61606
W10	03575-61607	1	CABLE ASSY: POWER SWITCH	28480	03575-61607
W11	03575-61608	1	CABLE ASSY: (BETWEEN J5 AND CHASSIS)	28480	03575-61608
W12	8120-1378	1	CABLE: POWER	28480	8120-1378
MECHANICAL PARTS (REFER TO FIGURES 6-1 AND 6-2)					
MP1 (STD 3575A)	7101-0266	1	MASK: DISPLAY	28480	7101-0266
MP1 (OPT 001 003)	7101-0265	1	MASK: DISPLAY	28480	7101-0265
MP2	03575-21201	2	ASSY: FRAME	28480	03575-21201
MP3	03575-01212	1	PANEL: DISPLAY	28480	03575-01204
MP4	03575-26802	1	TRIM: TOP PANEL	28480	03575-26802
MP5	2360-0184	4	SCREW		
MP6	03575-04101	1	COVER ASSY: TOP	28480	03575-04101
MP7	2360-0196		SCREW		
MP8	0390-0006	4	BUSHING (FOR T1)		
MP9	2200-0766	59	SCREW: MACH		
MP10	03575-01207	1	BRACKET: TSTR MTNG	28480	03575-01207
MP11	03575-04104	1	COVER: AC TERMINAL	28480	03575-04101
MP12	2200-0766		SCREW: MACH		
MP13	03575-21101	1	HEAT SINK: POWER SUPPLY	28480	03575-21101
MP14	03575-00203	1	PANEL: CONNECTOR MTNG	28480	03575-00203
MP15	03575-04103	1	COVER: INTERFACE CONN	28480	03575-04103
MP16	2360-0195		SCREW		
	2190-0198		WASHER: LOCK		
MP17	6960-0010	2	PLUG: HOLE		
MP18	03575-00202	1	PANEL: REAR	28480	03575-00202
MP19					
RIGHT SIDE	2510-0050		SCREW		
	03575-24103	1	PLATE: SPACER	28480	03575-24103
LEFT SIDE	2510-0052		SCREW		
	2510-0190	1	SCREW: INSULATOR	28480	03575-24108
	03575-24108		SPACER: INSULATOR		
	2190-0343		WASHER: INSULATOR		
	3050-0026		WASHER: FLAT		
	2190-0087		WASHER: LOCK		
	2580-0015		NUT		
MP20	2360-0192		SCREW		
MP21	03575-04102	1	COVER ASSY: BOTTOM	28480	03575-04102
MP22	5000-8589	2	COVER: SIDE	28480	5000-8589
MP23	5000-0050	2	PLATE: FLUTED	28480	5000-0050
MP24	1490-0030	1	STAND: TILT	28480	1490-0030
MP25	5060-0767	5	ASSY: FOOT	28480	5060-0767
MP26	03575-26803	1	TRIM: BOTTOM PANEL	28480	03575-26803
MP27	03575-00211	1	PANEL: FRONT	28480	03575-00211
MP28	00310-48801	4	WASHER: SHLDR	28480	00310-48801
MP29	0370-1099	5	KNOB: POINTER	28480	0370-1099
MP30	03575-26801	1	TRIM: CENTER	28480	03575-26801
MP31 (STD 3575A)	03575-40201	1	WINDOW: DISPLAY	28480	03575-40201
MP31 (OPT 001-003)	03575-40202	1	WINDOW: DISPLAY	28480	03575-40202
MP32	2200-0084	4	SCREW		
MP33	03575-25502	1	SHIELD: CARD NEST	28480	03575-25502
MP34	03575-25501	6	SHIELD: CARD NEST	28480	03575-25501
MP35	03575-01209	1	STRAP: RETAINER	28480	03575-01209
MP36	03575-24104	2	COVER: A1/A2	28480	03575-24104
MP37	03575-24105	2	COVER: A3/A4	28480	03575-24105
MP38	03575-24107	1	COVER: A6	28480	03575-24107
MP39	03575-24106	1	COVER: A5	28480	03575-24106

Table 6-1. Replaceable Parts(Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
			MISCELLANEOUS PARTS		
	03575-01211	1	BRACKET: INTERFACE BOARD (REINFORCES A16B)	28480	03575-01211
	1410-1017	10	BUSHING: INSULATOR (FOR A15 Q1-Q5 MTNG)	28480	1410-1017
	5000-5085	1	CLIP: POWER MODULE (A18)	28480	5000-5085
	0510-0075	4	CLIP: TINNEMAN (TOP AND BOTTOM COVERS)	28480	0510-0075
	5040-5932	1	COVER: POWER SWITCH	28480	5040-5932
	0403-0151	2	GUIDE: PC BOARD GREY	28480	0403-0151
	0403-0152	3	GUIDE: PC BOARD BLACK	28480	0403-0152
	0403-0153	4	GUIDE: PC BOARD BROWN	28480	0403-0153
	0403-0154	1	GUIDE: PC BOARD RED	28480	0403-0154
	0403-0156	1	GUIDE: PC BOARD YELLOW	28480	0403-0156
	0403-0160	2	GUIDE: PC BOARD WHITE	28480	0403-0160
	0340-0704	2	INSULATOR (FOR J5)	28480	0340-0704
	03575-24101	1	INSULATOR: PLATE (BETWEEN CHASSIS AND A17)	28480	03575-24101
	0340-0770	1	INSULATOR: TSTR BRKT (BETWEEN CHASSIS AND A15)	28480	0340-0770
	0340-0583	2	INSULATOR: TSTR (FOR A15 Q3, Q4) MICA	86464	7403-10-03
	0340-0838	3	INSULATOR: TSTR (FOR A15 Q1, Q2, Q5)	28480	0340-0838
	03575-84411	1	KIT: ACCESSORY, INCLUDES THE FOLLOWING:	28480	03575-84411
	5060-5987	1	EXTENDER: PC 2 X 10 - PIN	28480	5060-5987
	5060-5988	1	EXTENDER: PC 2 X 12 - PIN	28480	5060-5988
	5060-5989	1	EXTENDER: PC 2 X 22 - PIN	28480	5060-5989




Figure 6-2. Mechanical Parts (Panel Frame).